2005-01-17 14:46:32 -07:00
|
|
|
/* mach64_dma.c -- DMA support for mach64 (Rage Pro) driver -*- linux-c -*- */
|
|
|
|
/**
|
|
|
|
* \file mach64_dma.c
|
|
|
|
* DMA support for mach64 (Rage Pro) driver
|
2004-04-11 23:27:40 -06:00
|
|
|
*
|
2005-01-17 14:46:32 -07:00
|
|
|
* \author Gareth Hughes <gareth@valinux.com>
|
|
|
|
* \author Frank C. Earl <fearl@airmail.net>
|
|
|
|
* \author Leif Delgass <ldelgass@retinalburn.net>
|
|
|
|
* \author Jose Fonseca <j_r_fonseca@yahoo.co.uk>
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
2004-04-11 23:27:40 -06:00
|
|
|
* Copyright 2000 Gareth Hughes
|
|
|
|
* Copyright 2002 Frank C. Earl
|
|
|
|
* Copyright 2002-2003 Leif Delgass
|
|
|
|
* All Rights Reserved.
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
|
|
* to deal in the Software without restriction, including without limitation
|
|
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice (including the next
|
|
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
|
|
* Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE COPYRIGHT OWNER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
|
|
|
|
* IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
|
|
|
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "drmP.h"
|
|
|
|
#include "drm.h"
|
|
|
|
#include "mach64_drm.h"
|
|
|
|
#include "mach64_drv.h"
|
|
|
|
|
2005-01-17 14:46:32 -07:00
|
|
|
/*******************************************************************/
|
|
|
|
/** \name Engine, FIFO control */
|
|
|
|
/*@{*/
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2005-01-17 14:46:32 -07:00
|
|
|
/**
|
|
|
|
* Waits for free entries in the FIFO.
|
|
|
|
*
|
|
|
|
* \note Most writes to Mach64 registers are automatically routed through
|
|
|
|
* command FIFO which is 16 entry deep. Prior to writing to any draw engine
|
|
|
|
* register one has to ensure that enough FIFO entries are available by calling
|
|
|
|
* this function. Failure to do so may cause the engine to lock.
|
|
|
|
*
|
|
|
|
* \param dev_priv pointer to device private data structure.
|
|
|
|
* \param entries number of free entries in the FIFO to wait for.
|
|
|
|
*
|
|
|
|
* \returns zero on success, or -EBUSY if the timeout (specificed by
|
|
|
|
* drm_mach64_private::usec_timeout) occurs.
|
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
int mach64_do_wait_for_fifo(drm_mach64_private_t * dev_priv, int entries)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
|
|
|
int slots = 0, i;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
for (i = 0; i < dev_priv->usec_timeout; i++) {
|
|
|
|
slots = (MACH64_READ(MACH64_FIFO_STAT) & MACH64_FIFO_SLOT_MASK);
|
|
|
|
if (slots <= (0x8000 >> entries))
|
|
|
|
return 0;
|
|
|
|
DRM_UDELAY(1);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_INFO("%s failed! slots=%d entries=%d\n", __FUNCTION__, slots,
|
|
|
|
entries);
|
2004-04-11 23:27:40 -06:00
|
|
|
return DRM_ERR(EBUSY);
|
|
|
|
}
|
|
|
|
|
2005-01-17 14:46:32 -07:00
|
|
|
/**
|
|
|
|
* Wait for the draw engine to be idle.
|
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
int mach64_do_wait_for_idle(drm_mach64_private_t * dev_priv)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
|
|
|
int i, ret;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
ret = mach64_do_wait_for_fifo(dev_priv, 16);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
for (i = 0; i < dev_priv->usec_timeout; i++) {
|
|
|
|
if (!(MACH64_READ(MACH64_GUI_STAT) & MACH64_GUI_ACTIVE)) {
|
2004-04-11 23:27:40 -06:00
|
|
|
return 0;
|
|
|
|
}
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_UDELAY(1);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_INFO("%s failed! GUI_STAT=0x%08x\n", __FUNCTION__,
|
|
|
|
MACH64_READ(MACH64_GUI_STAT));
|
|
|
|
mach64_dump_ring_info(dev_priv);
|
2004-04-11 23:27:40 -06:00
|
|
|
return DRM_ERR(EBUSY);
|
|
|
|
}
|
|
|
|
|
2005-01-17 14:46:32 -07:00
|
|
|
/**
|
|
|
|
* Wait for free entries in the ring buffer.
|
|
|
|
*
|
|
|
|
* The Mach64 bus master can be configured to act as a virtual FIFO, using a
|
|
|
|
* circular buffer (commonly referred as "ring buffer" in other drivers) with
|
|
|
|
* pointers to engine commands. This allows the CPU to do other things while
|
|
|
|
* the graphics engine is busy, i.e., DMA mode.
|
|
|
|
*
|
|
|
|
* This function should be called before writing new entries to the ring
|
|
|
|
* buffer.
|
|
|
|
*
|
|
|
|
* \param dev_priv pointer to device private data structure.
|
|
|
|
* \param n number of free entries in the ring buffer to wait for.
|
|
|
|
*
|
|
|
|
* \returns zero on success, or -EBUSY if the timeout (specificed by
|
|
|
|
* drm_mach64_private_t::usec_timeout) occurs.
|
|
|
|
*
|
|
|
|
* \sa mach64_dump_ring_info()
|
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
int mach64_wait_ring(drm_mach64_private_t * dev_priv, int n)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
|
|
|
drm_mach64_descriptor_ring_t *ring = &dev_priv->ring;
|
|
|
|
int i;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
for (i = 0; i < dev_priv->usec_timeout; i++) {
|
|
|
|
mach64_update_ring_snapshot(dev_priv);
|
|
|
|
if (ring->space >= n) {
|
2004-04-11 23:27:40 -06:00
|
|
|
if (i > 0) {
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("%s: %d usecs\n", __FUNCTION__, i);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_UDELAY(1);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
/* FIXME: This is being ignored... */
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_ERROR("failed!\n");
|
|
|
|
mach64_dump_ring_info(dev_priv);
|
2004-04-11 23:27:40 -06:00
|
|
|
return DRM_ERR(EBUSY);
|
|
|
|
}
|
|
|
|
|
2005-01-17 14:46:32 -07:00
|
|
|
/**
|
|
|
|
* Wait until all DMA requests have been processed...
|
|
|
|
*
|
|
|
|
* \sa mach64_wait_ring()
|
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
static int mach64_ring_idle(drm_mach64_private_t * dev_priv)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
|
|
|
drm_mach64_descriptor_ring_t *ring = &dev_priv->ring;
|
|
|
|
u32 head;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
head = ring->head;
|
|
|
|
i = 0;
|
2004-09-30 15:12:10 -06:00
|
|
|
while (i < dev_priv->usec_timeout) {
|
|
|
|
mach64_update_ring_snapshot(dev_priv);
|
|
|
|
if (ring->head == ring->tail &&
|
|
|
|
!(MACH64_READ(MACH64_GUI_STAT) & MACH64_GUI_ACTIVE)) {
|
2004-04-11 23:27:40 -06:00
|
|
|
if (i > 0) {
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("%s: %d usecs\n", __FUNCTION__, i);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
return 0;
|
2004-09-30 15:12:10 -06:00
|
|
|
}
|
|
|
|
if (ring->head == head) {
|
2004-04-11 23:27:40 -06:00
|
|
|
++i;
|
|
|
|
} else {
|
|
|
|
head = ring->head;
|
|
|
|
i = 0;
|
|
|
|
}
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_UDELAY(1);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_INFO("%s failed! GUI_STAT=0x%08x\n", __FUNCTION__,
|
|
|
|
MACH64_READ(MACH64_GUI_STAT));
|
|
|
|
mach64_dump_ring_info(dev_priv);
|
2004-04-11 23:27:40 -06:00
|
|
|
return DRM_ERR(EBUSY);
|
|
|
|
}
|
|
|
|
|
2005-01-17 14:46:32 -07:00
|
|
|
/**
|
|
|
|
* Reset the the ring buffer descriptors.
|
|
|
|
*
|
|
|
|
* \sa mach64_do_engine_reset()
|
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
static void mach64_ring_reset(drm_mach64_private_t * dev_priv)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
|
|
|
drm_mach64_descriptor_ring_t *ring = &dev_priv->ring;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
mach64_do_release_used_buffers(dev_priv);
|
2004-04-11 23:27:40 -06:00
|
|
|
ring->head_addr = ring->start_addr;
|
|
|
|
ring->head = ring->tail = 0;
|
|
|
|
ring->space = ring->size;
|
2004-09-30 15:12:10 -06:00
|
|
|
|
|
|
|
MACH64_WRITE(MACH64_BM_GUI_TABLE_CMD,
|
|
|
|
ring->head_addr | MACH64_CIRCULAR_BUF_SIZE_16KB);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
|
|
|
dev_priv->ring_running = 0;
|
|
|
|
}
|
|
|
|
|
2005-01-17 14:46:32 -07:00
|
|
|
/**
|
|
|
|
* Ensure the all the queued commands will be processed.
|
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
int mach64_do_dma_flush(drm_mach64_private_t * dev_priv)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
2004-09-30 15:12:10 -06:00
|
|
|
/* FIXME: It's not necessary to wait for idle when flushing
|
2004-04-11 23:27:40 -06:00
|
|
|
* we just need to ensure the ring will be completely processed
|
|
|
|
* in finite time without another ioctl
|
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
return mach64_ring_idle(dev_priv);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
|
2005-01-17 14:46:32 -07:00
|
|
|
/**
|
|
|
|
* Stop all DMA activity.
|
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
int mach64_do_dma_idle(drm_mach64_private_t * dev_priv)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
/* wait for completion */
|
2004-09-30 15:12:10 -06:00
|
|
|
if ((ret = mach64_ring_idle(dev_priv)) < 0) {
|
|
|
|
DRM_ERROR("%s failed BM_GUI_TABLE=0x%08x tail: %u\n",
|
|
|
|
__FUNCTION__, MACH64_READ(MACH64_BM_GUI_TABLE),
|
|
|
|
dev_priv->ring.tail);
|
2004-04-11 23:27:40 -06:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
mach64_ring_stop(dev_priv);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
|
|
|
/* clean up after pass */
|
2004-09-30 15:12:10 -06:00
|
|
|
mach64_do_release_used_buffers(dev_priv);
|
2004-04-11 23:27:40 -06:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2005-01-17 14:46:32 -07:00
|
|
|
/**
|
|
|
|
* Reset the engine. This will stop the DMA if it is running.
|
2004-04-11 23:27:40 -06:00
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
int mach64_do_engine_reset(drm_mach64_private_t * dev_priv)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
|
|
|
u32 tmp;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("%s\n", __FUNCTION__);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
|
|
|
/* Kill off any outstanding DMA transfers.
|
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
tmp = MACH64_READ(MACH64_BUS_CNTL);
|
|
|
|
MACH64_WRITE(MACH64_BUS_CNTL, tmp | MACH64_BUS_MASTER_DIS);
|
|
|
|
|
2004-04-11 23:27:40 -06:00
|
|
|
/* Reset the GUI engine (high to low transition).
|
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
tmp = MACH64_READ(MACH64_GEN_TEST_CNTL);
|
|
|
|
MACH64_WRITE(MACH64_GEN_TEST_CNTL, tmp & ~MACH64_GUI_ENGINE_ENABLE);
|
2004-04-11 23:27:40 -06:00
|
|
|
/* Enable the GUI engine
|
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
tmp = MACH64_READ(MACH64_GEN_TEST_CNTL);
|
|
|
|
MACH64_WRITE(MACH64_GEN_TEST_CNTL, tmp | MACH64_GUI_ENGINE_ENABLE);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
|
|
|
/* ensure engine is not locked up by clearing any FIFO or HOST errors
|
2004-09-30 15:12:10 -06:00
|
|
|
*/
|
|
|
|
tmp = MACH64_READ(MACH64_BUS_CNTL);
|
|
|
|
MACH64_WRITE(MACH64_BUS_CNTL, tmp | 0x00a00000);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
|
|
|
/* Once GUI engine is restored, disable bus mastering */
|
2004-09-30 15:12:10 -06:00
|
|
|
MACH64_WRITE(MACH64_SRC_CNTL, 0);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
|
|
|
/* Reset descriptor ring */
|
2004-09-30 15:12:10 -06:00
|
|
|
mach64_ring_reset(dev_priv);
|
|
|
|
|
2004-04-11 23:27:40 -06:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2005-01-17 14:46:32 -07:00
|
|
|
/*@}*/
|
|
|
|
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2005-01-17 14:46:32 -07:00
|
|
|
/*******************************************************************/
|
|
|
|
/** \name Debugging output */
|
|
|
|
/*@{*/
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Dump engine registers values.
|
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
void mach64_dump_engine_info(drm_mach64_private_t * dev_priv)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_INFO("\n");
|
|
|
|
if (!dev_priv->is_pci) {
|
|
|
|
DRM_INFO(" AGP_BASE = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_AGP_BASE));
|
|
|
|
DRM_INFO(" AGP_CNTL = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_AGP_CNTL));
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_INFO(" ALPHA_TST_CNTL = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_ALPHA_TST_CNTL));
|
|
|
|
DRM_INFO("\n");
|
|
|
|
DRM_INFO(" BM_COMMAND = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_BM_COMMAND));
|
|
|
|
DRM_INFO("BM_FRAME_BUF_OFFSET = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_BM_FRAME_BUF_OFFSET));
|
|
|
|
DRM_INFO(" BM_GUI_TABLE = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_BM_GUI_TABLE));
|
|
|
|
DRM_INFO(" BM_STATUS = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_BM_STATUS));
|
|
|
|
DRM_INFO(" BM_SYSTEM_MEM_ADDR = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_BM_SYSTEM_MEM_ADDR));
|
|
|
|
DRM_INFO(" BM_SYSTEM_TABLE = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_BM_SYSTEM_TABLE));
|
|
|
|
DRM_INFO(" BUS_CNTL = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_BUS_CNTL));
|
|
|
|
DRM_INFO("\n");
|
2004-04-11 23:27:40 -06:00
|
|
|
/* DRM_INFO( " CLOCK_CNTL = 0x%08x\n", MACH64_READ( MACH64_CLOCK_CNTL ) ); */
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_INFO(" CLR_CMP_CLR = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_CLR_CMP_CLR));
|
|
|
|
DRM_INFO(" CLR_CMP_CNTL = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_CLR_CMP_CNTL));
|
2004-04-11 23:27:40 -06:00
|
|
|
/* DRM_INFO( " CLR_CMP_MSK = 0x%08x\n", MACH64_READ( MACH64_CLR_CMP_MSK ) ); */
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_INFO(" CONFIG_CHIP_ID = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_CONFIG_CHIP_ID));
|
|
|
|
DRM_INFO(" CONFIG_CNTL = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_CONFIG_CNTL));
|
|
|
|
DRM_INFO(" CONFIG_STAT0 = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_CONFIG_STAT0));
|
|
|
|
DRM_INFO(" CONFIG_STAT1 = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_CONFIG_STAT1));
|
|
|
|
DRM_INFO(" CONFIG_STAT2 = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_CONFIG_STAT2));
|
|
|
|
DRM_INFO(" CRC_SIG = 0x%08x\n", MACH64_READ(MACH64_CRC_SIG));
|
|
|
|
DRM_INFO(" CUSTOM_MACRO_CNTL = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_CUSTOM_MACRO_CNTL));
|
|
|
|
DRM_INFO("\n");
|
2004-04-11 23:27:40 -06:00
|
|
|
/* DRM_INFO( " DAC_CNTL = 0x%08x\n", MACH64_READ( MACH64_DAC_CNTL ) ); */
|
|
|
|
/* DRM_INFO( " DAC_REGS = 0x%08x\n", MACH64_READ( MACH64_DAC_REGS ) ); */
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_INFO(" DP_BKGD_CLR = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_DP_BKGD_CLR));
|
|
|
|
DRM_INFO(" DP_FRGD_CLR = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_DP_FRGD_CLR));
|
|
|
|
DRM_INFO(" DP_MIX = 0x%08x\n", MACH64_READ(MACH64_DP_MIX));
|
|
|
|
DRM_INFO(" DP_PIX_WIDTH = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_DP_PIX_WIDTH));
|
|
|
|
DRM_INFO(" DP_SRC = 0x%08x\n", MACH64_READ(MACH64_DP_SRC));
|
|
|
|
DRM_INFO(" DP_WRITE_MASK = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_DP_WRITE_MASK));
|
|
|
|
DRM_INFO(" DSP_CONFIG = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_DSP_CONFIG));
|
|
|
|
DRM_INFO(" DSP_ON_OFF = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_DSP_ON_OFF));
|
|
|
|
DRM_INFO(" DST_CNTL = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_DST_CNTL));
|
|
|
|
DRM_INFO(" DST_OFF_PITCH = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_DST_OFF_PITCH));
|
|
|
|
DRM_INFO("\n");
|
2004-04-11 23:27:40 -06:00
|
|
|
/* DRM_INFO( " EXT_DAC_REGS = 0x%08x\n", MACH64_READ( MACH64_EXT_DAC_REGS ) ); */
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_INFO(" EXT_MEM_CNTL = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_EXT_MEM_CNTL));
|
|
|
|
DRM_INFO("\n");
|
|
|
|
DRM_INFO(" FIFO_STAT = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_FIFO_STAT));
|
|
|
|
DRM_INFO("\n");
|
|
|
|
DRM_INFO(" GEN_TEST_CNTL = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_GEN_TEST_CNTL));
|
2004-04-11 23:27:40 -06:00
|
|
|
/* DRM_INFO( " GP_IO = 0x%08x\n", MACH64_READ( MACH64_GP_IO ) ); */
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_INFO(" GUI_CMDFIFO_DATA = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_GUI_CMDFIFO_DATA));
|
|
|
|
DRM_INFO(" GUI_CMDFIFO_DEBUG = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_GUI_CMDFIFO_DEBUG));
|
|
|
|
DRM_INFO(" GUI_CNTL = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_GUI_CNTL));
|
|
|
|
DRM_INFO(" GUI_STAT = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_GUI_STAT));
|
|
|
|
DRM_INFO(" GUI_TRAJ_CNTL = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_GUI_TRAJ_CNTL));
|
|
|
|
DRM_INFO("\n");
|
|
|
|
DRM_INFO(" HOST_CNTL = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_HOST_CNTL));
|
|
|
|
DRM_INFO(" HW_DEBUG = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_HW_DEBUG));
|
|
|
|
DRM_INFO("\n");
|
|
|
|
DRM_INFO(" MEM_ADDR_CONFIG = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_MEM_ADDR_CONFIG));
|
|
|
|
DRM_INFO(" MEM_BUF_CNTL = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_MEM_BUF_CNTL));
|
|
|
|
DRM_INFO("\n");
|
|
|
|
DRM_INFO(" PAT_REG0 = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_PAT_REG0));
|
|
|
|
DRM_INFO(" PAT_REG1 = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_PAT_REG1));
|
|
|
|
DRM_INFO("\n");
|
|
|
|
DRM_INFO(" SC_LEFT = 0x%08x\n", MACH64_READ(MACH64_SC_LEFT));
|
|
|
|
DRM_INFO(" SC_RIGHT = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_SC_RIGHT));
|
|
|
|
DRM_INFO(" SC_TOP = 0x%08x\n", MACH64_READ(MACH64_SC_TOP));
|
|
|
|
DRM_INFO(" SC_BOTTOM = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_SC_BOTTOM));
|
|
|
|
DRM_INFO("\n");
|
|
|
|
DRM_INFO(" SCALE_3D_CNTL = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_SCALE_3D_CNTL));
|
|
|
|
DRM_INFO(" SCRATCH_REG0 = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_SCRATCH_REG0));
|
|
|
|
DRM_INFO(" SCRATCH_REG1 = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_SCRATCH_REG1));
|
|
|
|
DRM_INFO(" SETUP_CNTL = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_SETUP_CNTL));
|
|
|
|
DRM_INFO(" SRC_CNTL = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_SRC_CNTL));
|
|
|
|
DRM_INFO("\n");
|
|
|
|
DRM_INFO(" TEX_CNTL = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_TEX_CNTL));
|
|
|
|
DRM_INFO(" TEX_SIZE_PITCH = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_TEX_SIZE_PITCH));
|
|
|
|
DRM_INFO(" TIMER_CONFIG = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_TIMER_CONFIG));
|
|
|
|
DRM_INFO("\n");
|
|
|
|
DRM_INFO(" Z_CNTL = 0x%08x\n", MACH64_READ(MACH64_Z_CNTL));
|
|
|
|
DRM_INFO(" Z_OFF_PITCH = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_Z_OFF_PITCH));
|
|
|
|
DRM_INFO("\n");
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
#define MACH64_DUMP_CONTEXT 3
|
|
|
|
|
2005-01-17 14:46:32 -07:00
|
|
|
/**
|
|
|
|
* Used by mach64_dump_ring_info() to dump the contents of the current buffer
|
|
|
|
* pointed by the ring head.
|
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
static void mach64_dump_buf_info(drm_mach64_private_t * dev_priv,
|
|
|
|
drm_buf_t * buf)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
2004-09-30 15:12:10 -06:00
|
|
|
u32 addr = GETBUFADDR(buf);
|
2004-04-11 23:27:40 -06:00
|
|
|
u32 used = buf->used >> 2;
|
2004-09-30 15:12:10 -06:00
|
|
|
u32 sys_addr = MACH64_READ(MACH64_BM_SYSTEM_MEM_ADDR);
|
|
|
|
u32 *p = GETBUFPTR(buf);
|
2004-04-11 23:27:40 -06:00
|
|
|
int skipped = 0;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_INFO("buffer contents:\n");
|
|
|
|
|
|
|
|
while (used) {
|
2004-04-11 23:27:40 -06:00
|
|
|
u32 reg, count;
|
|
|
|
|
|
|
|
reg = le32_to_cpu(*p++);
|
2004-09-30 15:12:10 -06:00
|
|
|
if (addr <= GETBUFADDR(buf) + MACH64_DUMP_CONTEXT * 4 ||
|
2004-04-11 23:27:40 -06:00
|
|
|
(addr >= sys_addr - MACH64_DUMP_CONTEXT * 4 &&
|
2004-09-30 15:12:10 -06:00
|
|
|
addr <= sys_addr + MACH64_DUMP_CONTEXT * 4) ||
|
|
|
|
addr >=
|
|
|
|
GETBUFADDR(buf) + buf->used - MACH64_DUMP_CONTEXT * 4) {
|
2004-04-11 23:27:40 -06:00
|
|
|
DRM_INFO("%08x: 0x%08x\n", addr, reg);
|
|
|
|
}
|
|
|
|
addr += 4;
|
|
|
|
used--;
|
2004-09-30 15:12:10 -06:00
|
|
|
|
2004-04-11 23:27:40 -06:00
|
|
|
count = (reg >> 16) + 1;
|
|
|
|
reg = reg & 0xffff;
|
2004-09-30 15:12:10 -06:00
|
|
|
reg = MMSELECT(reg);
|
|
|
|
while (count && used) {
|
|
|
|
if (addr <= GETBUFADDR(buf) + MACH64_DUMP_CONTEXT * 4 ||
|
2004-04-11 23:27:40 -06:00
|
|
|
(addr >= sys_addr - MACH64_DUMP_CONTEXT * 4 &&
|
2004-09-30 15:12:10 -06:00
|
|
|
addr <= sys_addr + MACH64_DUMP_CONTEXT * 4) ||
|
|
|
|
addr >=
|
|
|
|
GETBUFADDR(buf) + buf->used -
|
|
|
|
MACH64_DUMP_CONTEXT * 4) {
|
|
|
|
DRM_INFO("%08x: 0x%04x = 0x%08x\n", addr,
|
|
|
|
reg, le32_to_cpu(*p));
|
2004-04-11 23:27:40 -06:00
|
|
|
skipped = 0;
|
|
|
|
} else {
|
2004-09-30 15:12:10 -06:00
|
|
|
if (!skipped) {
|
|
|
|
DRM_INFO(" ...\n");
|
2004-04-11 23:27:40 -06:00
|
|
|
skipped = 1;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
p++;
|
|
|
|
addr += 4;
|
|
|
|
used--;
|
2004-09-30 15:12:10 -06:00
|
|
|
|
2004-04-11 23:27:40 -06:00
|
|
|
reg += 4;
|
|
|
|
count--;
|
|
|
|
}
|
|
|
|
}
|
2004-09-30 15:12:10 -06:00
|
|
|
|
|
|
|
DRM_INFO("\n");
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
|
2005-01-17 14:46:32 -07:00
|
|
|
/**
|
|
|
|
* Dump the ring state and contents, including the contents of the buffer being
|
|
|
|
* processed by the graphics engine.
|
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
void mach64_dump_ring_info(drm_mach64_private_t * dev_priv)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
|
|
|
drm_mach64_descriptor_ring_t *ring = &dev_priv->ring;
|
|
|
|
int i, skipped;
|
2004-09-30 15:12:10 -06:00
|
|
|
|
|
|
|
DRM_INFO("\n");
|
|
|
|
|
2004-04-11 23:27:40 -06:00
|
|
|
DRM_INFO("ring contents:\n");
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_INFO(" head_addr: 0x%08x head: %u tail: %u\n\n",
|
|
|
|
ring->head_addr, ring->head, ring->tail);
|
|
|
|
|
2004-04-11 23:27:40 -06:00
|
|
|
skipped = 0;
|
2004-09-30 15:12:10 -06:00
|
|
|
for (i = 0; i < ring->size / sizeof(u32); i += 4) {
|
|
|
|
if (i <= MACH64_DUMP_CONTEXT * 4 ||
|
2004-04-11 23:27:40 -06:00
|
|
|
i >= ring->size / sizeof(u32) - MACH64_DUMP_CONTEXT * 4 ||
|
|
|
|
(i >= ring->tail - MACH64_DUMP_CONTEXT * 4 &&
|
2004-09-30 15:12:10 -06:00
|
|
|
i <= ring->tail + MACH64_DUMP_CONTEXT * 4) ||
|
2004-04-11 23:27:40 -06:00
|
|
|
(i >= ring->head - MACH64_DUMP_CONTEXT * 4 &&
|
2004-09-30 15:12:10 -06:00
|
|
|
i <= ring->head + MACH64_DUMP_CONTEXT * 4)) {
|
|
|
|
DRM_INFO(" 0x%08x: 0x%08x 0x%08x 0x%08x 0x%08x%s%s\n",
|
2005-02-19 15:07:07 -07:00
|
|
|
(u32)(ring->start_addr + i * sizeof(u32)),
|
2004-09-30 15:12:10 -06:00
|
|
|
le32_to_cpu(((u32 *) ring->start)[i + 0]),
|
|
|
|
le32_to_cpu(((u32 *) ring->start)[i + 1]),
|
|
|
|
le32_to_cpu(((u32 *) ring->start)[i + 2]),
|
|
|
|
le32_to_cpu(((u32 *) ring->start)[i + 3]),
|
|
|
|
i == ring->head ? " (head)" : "",
|
|
|
|
i == ring->tail ? " (tail)" : "");
|
2004-04-11 23:27:40 -06:00
|
|
|
skipped = 0;
|
|
|
|
} else {
|
2004-09-30 15:12:10 -06:00
|
|
|
if (!skipped) {
|
|
|
|
DRM_INFO(" ...\n");
|
2004-04-11 23:27:40 -06:00
|
|
|
skipped = 1;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_INFO("\n");
|
|
|
|
|
|
|
|
if (ring->head >= 0 && ring->head < ring->size / sizeof(u32)) {
|
2004-04-11 23:27:40 -06:00
|
|
|
struct list_head *ptr;
|
2004-09-30 15:12:10 -06:00
|
|
|
u32 addr = le32_to_cpu(((u32 *) ring->start)[ring->head + 1]);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
|
|
|
list_for_each(ptr, &dev_priv->pending) {
|
2004-09-30 15:12:10 -06:00
|
|
|
drm_mach64_freelist_t *entry =
|
|
|
|
list_entry(ptr, drm_mach64_freelist_t, list);
|
2004-04-11 23:27:40 -06:00
|
|
|
drm_buf_t *buf = entry->buf;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
u32 buf_addr = GETBUFADDR(buf);
|
|
|
|
|
|
|
|
if (buf_addr <= addr && addr < buf_addr + buf->used) {
|
|
|
|
mach64_dump_buf_info(dev_priv, buf);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_INFO("\n");
|
|
|
|
DRM_INFO(" BM_GUI_TABLE = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_BM_GUI_TABLE));
|
|
|
|
DRM_INFO("\n");
|
|
|
|
DRM_INFO("BM_FRAME_BUF_OFFSET = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_BM_FRAME_BUF_OFFSET));
|
|
|
|
DRM_INFO(" BM_SYSTEM_MEM_ADDR = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_BM_SYSTEM_MEM_ADDR));
|
|
|
|
DRM_INFO(" BM_COMMAND = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_BM_COMMAND));
|
|
|
|
DRM_INFO("\n");
|
|
|
|
DRM_INFO(" BM_STATUS = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_BM_STATUS));
|
|
|
|
DRM_INFO(" BUS_CNTL = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_BUS_CNTL));
|
|
|
|
DRM_INFO(" FIFO_STAT = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_FIFO_STAT));
|
|
|
|
DRM_INFO(" GUI_STAT = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_GUI_STAT));
|
|
|
|
DRM_INFO(" SRC_CNTL = 0x%08x\n",
|
|
|
|
MACH64_READ(MACH64_SRC_CNTL));
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
|
2005-01-17 14:46:32 -07:00
|
|
|
/*@}*/
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2005-01-17 14:46:32 -07:00
|
|
|
|
|
|
|
/*******************************************************************/
|
|
|
|
/** \name DMA test and initialization */
|
|
|
|
/*@{*/
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Perform a simple DMA operation using the pattern registers to test whether
|
|
|
|
* DMA works.
|
|
|
|
*
|
|
|
|
* \return zero if successful.
|
|
|
|
*
|
|
|
|
* \note This function was the testbed for many experiences regarding Mach64
|
|
|
|
* DMA operation. It is left here since it so tricky to get DMA operating
|
|
|
|
* properly in some architectures and hardware.
|
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
static int mach64_bm_dma_test(drm_device_t * dev)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
|
|
|
drm_mach64_private_t *dev_priv = dev->dev_private;
|
2005-04-25 23:19:11 -06:00
|
|
|
drm_dma_handle_t *cpu_addr_dmah;
|
2004-04-11 23:27:40 -06:00
|
|
|
u32 data_addr;
|
|
|
|
u32 *table, *data;
|
|
|
|
u32 expected[2];
|
|
|
|
u32 src_cntl, pat_reg0, pat_reg1;
|
|
|
|
int i, count, failed;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("%s\n", __FUNCTION__);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
|
|
|
table = (u32 *) dev_priv->ring.start;
|
|
|
|
|
|
|
|
/* FIXME: get a dma buffer from the freelist here */
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("Allocating data memory ...\n");
|
2005-04-25 23:19:11 -06:00
|
|
|
cpu_addr_dmah =
|
|
|
|
drm_pci_alloc(dev, 0x1000, 0x1000, 0xfffffffful);
|
|
|
|
if (!cpu_addr_dmah) {
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_INFO("data-memory allocation failed!\n");
|
2004-04-11 23:27:40 -06:00
|
|
|
return DRM_ERR(ENOMEM);
|
|
|
|
} else {
|
2005-04-25 23:19:11 -06:00
|
|
|
data = (u32 *) cpu_addr_dmah->vaddr;
|
|
|
|
data_addr = (u32) cpu_addr_dmah->busaddr;
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Save the X server's value for SRC_CNTL and restore it
|
|
|
|
* in case our test fails. This prevents the X server
|
|
|
|
* from disabling it's cache for this register
|
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
src_cntl = MACH64_READ(MACH64_SRC_CNTL);
|
|
|
|
pat_reg0 = MACH64_READ(MACH64_PAT_REG0);
|
|
|
|
pat_reg1 = MACH64_READ(MACH64_PAT_REG1);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
mach64_do_wait_for_fifo(dev_priv, 3);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
MACH64_WRITE(MACH64_SRC_CNTL, 0);
|
|
|
|
MACH64_WRITE(MACH64_PAT_REG0, 0x11111111);
|
|
|
|
MACH64_WRITE(MACH64_PAT_REG1, 0x11111111);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
mach64_do_wait_for_idle(dev_priv);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
for (i = 0; i < 2; i++) {
|
2004-04-11 23:27:40 -06:00
|
|
|
u32 reg;
|
2004-09-30 15:12:10 -06:00
|
|
|
reg = MACH64_READ((MACH64_PAT_REG0 + i * 4));
|
|
|
|
DRM_DEBUG("(Before DMA Transfer) reg %d = 0x%08x\n", i, reg);
|
|
|
|
if (reg != 0x11111111) {
|
|
|
|
DRM_INFO("Error initializing test registers\n");
|
|
|
|
DRM_INFO("resetting engine ...\n");
|
|
|
|
mach64_do_engine_reset(dev_priv);
|
|
|
|
DRM_INFO("freeing data buffer memory.\n");
|
2005-04-25 23:19:11 -06:00
|
|
|
drm_pci_free(dev, cpu_addr_dmah);
|
2004-04-11 23:27:40 -06:00
|
|
|
return DRM_ERR(EIO);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* fill up a buffer with sets of 2 consecutive writes starting with PAT_REG0 */
|
|
|
|
count = 0;
|
|
|
|
|
|
|
|
data[count++] = cpu_to_le32(DMAREG(MACH64_PAT_REG0) | (1 << 16));
|
|
|
|
data[count++] = expected[0] = 0x22222222;
|
|
|
|
data[count++] = expected[1] = 0xaaaaaaaa;
|
|
|
|
|
|
|
|
while (count < 1020) {
|
2004-09-30 15:12:10 -06:00
|
|
|
data[count++] =
|
|
|
|
cpu_to_le32(DMAREG(MACH64_PAT_REG0) | (1 << 16));
|
2004-04-11 23:27:40 -06:00
|
|
|
data[count++] = 0x22222222;
|
|
|
|
data[count++] = 0xaaaaaaaa;
|
|
|
|
}
|
|
|
|
data[count++] = cpu_to_le32(DMAREG(MACH64_SRC_CNTL) | (0 << 16));
|
|
|
|
data[count++] = 0;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("Preparing table ...\n");
|
|
|
|
table[MACH64_DMA_FRAME_BUF_OFFSET] = cpu_to_le32(MACH64_BM_ADDR +
|
2004-04-11 23:27:40 -06:00
|
|
|
MACH64_APERTURE_OFFSET);
|
2004-09-30 15:12:10 -06:00
|
|
|
table[MACH64_DMA_SYS_MEM_ADDR] = cpu_to_le32(data_addr);
|
|
|
|
table[MACH64_DMA_COMMAND] = cpu_to_le32(count * sizeof(u32)
|
|
|
|
| MACH64_DMA_HOLD_OFFSET
|
|
|
|
| MACH64_DMA_EOL);
|
|
|
|
table[MACH64_DMA_RESERVED] = 0;
|
|
|
|
|
|
|
|
DRM_DEBUG("table[0] = 0x%08x\n", table[0]);
|
|
|
|
DRM_DEBUG("table[1] = 0x%08x\n", table[1]);
|
|
|
|
DRM_DEBUG("table[2] = 0x%08x\n", table[2]);
|
|
|
|
DRM_DEBUG("table[3] = 0x%08x\n", table[3]);
|
|
|
|
|
|
|
|
for (i = 0; i < 6; i++) {
|
|
|
|
DRM_DEBUG(" data[%d] = 0x%08x\n", i, data[i]);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG(" ...\n");
|
|
|
|
for (i = count - 5; i < count; i++) {
|
|
|
|
DRM_DEBUG(" data[%d] = 0x%08x\n", i, data[i]);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
DRM_MEMORYBARRIER();
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("waiting for idle...\n");
|
|
|
|
if ((i = mach64_do_wait_for_idle(dev_priv))) {
|
|
|
|
DRM_INFO("mach64_do_wait_for_idle failed (result=%d)\n", i);
|
|
|
|
DRM_INFO("resetting engine ...\n");
|
|
|
|
mach64_do_engine_reset(dev_priv);
|
|
|
|
mach64_do_wait_for_fifo(dev_priv, 3);
|
|
|
|
MACH64_WRITE(MACH64_SRC_CNTL, src_cntl);
|
|
|
|
MACH64_WRITE(MACH64_PAT_REG0, pat_reg0);
|
|
|
|
MACH64_WRITE(MACH64_PAT_REG1, pat_reg1);
|
|
|
|
DRM_INFO("freeing data buffer memory.\n");
|
2005-04-25 23:19:11 -06:00
|
|
|
drm_pci_free(dev, cpu_addr_dmah);
|
2004-04-11 23:27:40 -06:00
|
|
|
return i;
|
|
|
|
}
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("waiting for idle...done\n");
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("BUS_CNTL = 0x%08x\n", MACH64_READ(MACH64_BUS_CNTL));
|
|
|
|
DRM_DEBUG("SRC_CNTL = 0x%08x\n", MACH64_READ(MACH64_SRC_CNTL));
|
|
|
|
DRM_DEBUG("\n");
|
|
|
|
DRM_DEBUG("data bus addr = 0x%08x\n", data_addr);
|
|
|
|
DRM_DEBUG("table bus addr = 0x%08x\n", dev_priv->ring.start_addr);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("starting DMA transfer...\n");
|
|
|
|
MACH64_WRITE(MACH64_BM_GUI_TABLE_CMD,
|
|
|
|
dev_priv->ring.start_addr | MACH64_CIRCULAR_BUF_SIZE_16KB);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
MACH64_WRITE(MACH64_SRC_CNTL,
|
|
|
|
MACH64_SRC_BM_ENABLE | MACH64_SRC_BM_SYNC |
|
|
|
|
MACH64_SRC_BM_OP_SYSTEM_TO_REG);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
|
|
|
/* Kick off the transfer */
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("starting DMA transfer... done.\n");
|
|
|
|
MACH64_WRITE(MACH64_DST_HEIGHT_WIDTH, 0);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("waiting for idle...\n");
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
if ((i = mach64_do_wait_for_idle(dev_priv))) {
|
2004-04-11 23:27:40 -06:00
|
|
|
/* engine locked up, dump register state and reset */
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_INFO("mach64_do_wait_for_idle failed (result=%d)\n", i);
|
|
|
|
mach64_dump_engine_info(dev_priv);
|
|
|
|
DRM_INFO("resetting engine ...\n");
|
|
|
|
mach64_do_engine_reset(dev_priv);
|
|
|
|
mach64_do_wait_for_fifo(dev_priv, 3);
|
|
|
|
MACH64_WRITE(MACH64_SRC_CNTL, src_cntl);
|
|
|
|
MACH64_WRITE(MACH64_PAT_REG0, pat_reg0);
|
|
|
|
MACH64_WRITE(MACH64_PAT_REG1, pat_reg1);
|
|
|
|
DRM_INFO("freeing data buffer memory.\n");
|
2005-04-25 23:19:11 -06:00
|
|
|
drm_pci_free(dev, cpu_addr_dmah);
|
2004-04-11 23:27:40 -06:00
|
|
|
return i;
|
|
|
|
}
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("waiting for idle...done\n");
|
2004-04-11 23:27:40 -06:00
|
|
|
|
|
|
|
/* restore SRC_CNTL */
|
2004-09-30 15:12:10 -06:00
|
|
|
mach64_do_wait_for_fifo(dev_priv, 1);
|
|
|
|
MACH64_WRITE(MACH64_SRC_CNTL, src_cntl);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
|
|
|
failed = 0;
|
|
|
|
|
|
|
|
/* Check register values to see if the GUI master operation succeeded */
|
2004-09-30 15:12:10 -06:00
|
|
|
for (i = 0; i < 2; i++) {
|
2004-04-11 23:27:40 -06:00
|
|
|
u32 reg;
|
2004-09-30 15:12:10 -06:00
|
|
|
reg = MACH64_READ((MACH64_PAT_REG0 + i * 4));
|
|
|
|
DRM_DEBUG("(After DMA Transfer) reg %d = 0x%08x\n", i, reg);
|
2004-04-11 23:27:40 -06:00
|
|
|
if (reg != expected[i]) {
|
|
|
|
failed = -1;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* restore pattern registers */
|
2004-09-30 15:12:10 -06:00
|
|
|
mach64_do_wait_for_fifo(dev_priv, 2);
|
|
|
|
MACH64_WRITE(MACH64_PAT_REG0, pat_reg0);
|
|
|
|
MACH64_WRITE(MACH64_PAT_REG1, pat_reg1);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("freeing data buffer memory.\n");
|
2005-04-25 23:19:11 -06:00
|
|
|
drm_pci_free(dev, cpu_addr_dmah);
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("returning ...\n");
|
2004-04-11 23:27:40 -06:00
|
|
|
|
|
|
|
return failed;
|
|
|
|
}
|
|
|
|
|
2005-01-17 14:46:32 -07:00
|
|
|
/**
|
|
|
|
* Called during the DMA initialization ioctl to initialize all the necessary
|
|
|
|
* software and hardware state for DMA operation.
|
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
static int mach64_do_dma_init(drm_device_t * dev, drm_mach64_init_t * init)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
|
|
|
drm_mach64_private_t *dev_priv;
|
|
|
|
u32 tmp;
|
|
|
|
int i, ret;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("%s\n", __FUNCTION__);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
dev_priv = drm_alloc(sizeof(drm_mach64_private_t), DRM_MEM_DRIVER);
|
|
|
|
if (dev_priv == NULL)
|
2004-04-11 23:27:40 -06:00
|
|
|
return DRM_ERR(ENOMEM);
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
memset(dev_priv, 0, sizeof(drm_mach64_private_t));
|
|
|
|
|
|
|
|
dev_priv->is_pci = init->is_pci;
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
dev_priv->fb_bpp = init->fb_bpp;
|
|
|
|
dev_priv->front_offset = init->front_offset;
|
|
|
|
dev_priv->front_pitch = init->front_pitch;
|
|
|
|
dev_priv->back_offset = init->back_offset;
|
|
|
|
dev_priv->back_pitch = init->back_pitch;
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
dev_priv->depth_bpp = init->depth_bpp;
|
|
|
|
dev_priv->depth_offset = init->depth_offset;
|
|
|
|
dev_priv->depth_pitch = init->depth_pitch;
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
dev_priv->front_offset_pitch = (((dev_priv->front_pitch / 8) << 22) |
|
|
|
|
(dev_priv->front_offset >> 3));
|
|
|
|
dev_priv->back_offset_pitch = (((dev_priv->back_pitch / 8) << 22) |
|
|
|
|
(dev_priv->back_offset >> 3));
|
|
|
|
dev_priv->depth_offset_pitch = (((dev_priv->depth_pitch / 8) << 22) |
|
|
|
|
(dev_priv->depth_offset >> 3));
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
dev_priv->usec_timeout = 1000000;
|
2004-04-11 23:27:40 -06:00
|
|
|
|
|
|
|
/* Set up the freelist, placeholder list and pending list */
|
|
|
|
INIT_LIST_HEAD(&dev_priv->free_list);
|
|
|
|
INIT_LIST_HEAD(&dev_priv->placeholders);
|
|
|
|
INIT_LIST_HEAD(&dev_priv->pending);
|
|
|
|
|
|
|
|
DRM_GETSAREA();
|
|
|
|
|
|
|
|
if (!dev_priv->sarea) {
|
|
|
|
DRM_ERROR("can not find sarea!\n");
|
|
|
|
dev->dev_private = (void *)dev_priv;
|
2004-09-30 15:12:10 -06:00
|
|
|
mach64_do_cleanup_dma(dev);
|
|
|
|
return DRM_ERR(EINVAL);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
2004-08-17 07:10:05 -06:00
|
|
|
dev_priv->fb = drm_core_findmap(dev, init->fb_offset);
|
2004-04-11 23:27:40 -06:00
|
|
|
if (!dev_priv->fb) {
|
|
|
|
DRM_ERROR("can not find frame buffer map!\n");
|
|
|
|
dev->dev_private = (void *)dev_priv;
|
2004-09-30 15:12:10 -06:00
|
|
|
mach64_do_cleanup_dma(dev);
|
|
|
|
return DRM_ERR(EINVAL);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
2004-08-17 07:10:05 -06:00
|
|
|
dev_priv->mmio = drm_core_findmap(dev, init->mmio_offset);
|
2004-04-11 23:27:40 -06:00
|
|
|
if (!dev_priv->mmio) {
|
|
|
|
DRM_ERROR("can not find mmio map!\n");
|
|
|
|
dev->dev_private = (void *)dev_priv;
|
2004-09-30 15:12:10 -06:00
|
|
|
mach64_do_cleanup_dma(dev);
|
|
|
|
return DRM_ERR(EINVAL);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
dev_priv->sarea_priv = (drm_mach64_sarea_t *)
|
2004-09-30 15:12:10 -06:00
|
|
|
((u8 *) dev_priv->sarea->handle + init->sarea_priv_offset);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
if (!dev_priv->is_pci) {
|
2004-08-17 07:10:05 -06:00
|
|
|
dev_priv->ring_map = drm_core_findmap(dev, init->ring_offset);
|
2004-09-30 15:12:10 -06:00
|
|
|
if (!dev_priv->ring_map) {
|
|
|
|
DRM_ERROR("can not find ring map!\n");
|
2004-04-11 23:27:40 -06:00
|
|
|
dev->dev_private = (void *)dev_priv;
|
|
|
|
mach64_do_cleanup_dma(dev);
|
2004-05-10 22:23:02 -06:00
|
|
|
return DRM_ERR(EINVAL);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
2004-09-30 15:12:10 -06:00
|
|
|
drm_core_ioremap(dev_priv->ring_map, dev);
|
|
|
|
if (!dev_priv->ring_map->handle) {
|
|
|
|
DRM_ERROR("can not ioremap virtual address for"
|
|
|
|
" descriptor ring\n");
|
|
|
|
dev->dev_private = (void *)dev_priv;
|
|
|
|
mach64_do_cleanup_dma(dev);
|
2004-05-10 22:23:02 -06:00
|
|
|
return DRM_ERR(ENOMEM);
|
2004-09-30 15:12:10 -06:00
|
|
|
}
|
2006-07-15 16:02:06 -06:00
|
|
|
dev->agp_buffer_token = init->buffers_offset;
|
2004-09-30 15:12:10 -06:00
|
|
|
dev->agp_buffer_map =
|
|
|
|
drm_core_findmap(dev, init->buffers_offset);
|
|
|
|
if (!dev->agp_buffer_map) {
|
|
|
|
DRM_ERROR("can not find dma buffer map!\n");
|
2004-04-11 23:27:40 -06:00
|
|
|
dev->dev_private = (void *)dev_priv;
|
2004-09-30 15:12:10 -06:00
|
|
|
mach64_do_cleanup_dma(dev);
|
2004-04-11 23:27:40 -06:00
|
|
|
return DRM_ERR(EINVAL);
|
|
|
|
}
|
2004-09-30 15:12:10 -06:00
|
|
|
/* there might be a nicer way to do this -
|
2004-08-17 07:10:05 -06:00
|
|
|
dev isn't passed all the way though the mach64 - DA */
|
|
|
|
dev_priv->dev_buffers = dev->agp_buffer_map;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
drm_core_ioremap(dev->agp_buffer_map, dev);
|
|
|
|
if (!dev->agp_buffer_map->handle) {
|
|
|
|
DRM_ERROR("can not ioremap virtual address for"
|
|
|
|
" dma buffer\n");
|
|
|
|
dev->dev_private = (void *)dev_priv;
|
|
|
|
mach64_do_cleanup_dma(dev);
|
2004-04-11 23:27:40 -06:00
|
|
|
return DRM_ERR(ENOMEM);
|
|
|
|
}
|
2004-09-30 15:12:10 -06:00
|
|
|
dev_priv->agp_textures =
|
|
|
|
drm_core_findmap(dev, init->agp_textures_offset);
|
2004-04-11 23:27:40 -06:00
|
|
|
if (!dev_priv->agp_textures) {
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_ERROR("can not find agp texture region!\n");
|
2004-04-11 23:27:40 -06:00
|
|
|
dev->dev_private = (void *)dev_priv;
|
2004-09-30 15:12:10 -06:00
|
|
|
mach64_do_cleanup_dma(dev);
|
2004-04-11 23:27:40 -06:00
|
|
|
return DRM_ERR(EINVAL);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
dev->dev_private = (void *)dev_priv;
|
2004-04-11 23:27:40 -06:00
|
|
|
|
|
|
|
dev_priv->driver_mode = init->dma_mode;
|
|
|
|
|
|
|
|
/* changing the FIFO size from the default causes problems with DMA */
|
2004-09-30 15:12:10 -06:00
|
|
|
tmp = MACH64_READ(MACH64_GUI_CNTL);
|
|
|
|
if ((tmp & MACH64_CMDFIFO_SIZE_MASK) != MACH64_CMDFIFO_SIZE_128) {
|
|
|
|
DRM_INFO("Setting FIFO size to 128 entries\n");
|
2004-04-11 23:27:40 -06:00
|
|
|
/* FIFO must be empty to change the FIFO depth */
|
2004-09-30 15:12:10 -06:00
|
|
|
if ((ret = mach64_do_wait_for_idle(dev_priv))) {
|
|
|
|
DRM_ERROR
|
|
|
|
("wait for idle failed before changing FIFO depth!\n");
|
|
|
|
mach64_do_cleanup_dma(dev);
|
2004-04-11 23:27:40 -06:00
|
|
|
return ret;
|
|
|
|
}
|
2004-09-30 15:12:10 -06:00
|
|
|
MACH64_WRITE(MACH64_GUI_CNTL, ((tmp & ~MACH64_CMDFIFO_SIZE_MASK)
|
|
|
|
| MACH64_CMDFIFO_SIZE_128));
|
2004-04-11 23:27:40 -06:00
|
|
|
/* need to read GUI_STAT for proper sync according to docs */
|
2004-09-30 15:12:10 -06:00
|
|
|
if ((ret = mach64_do_wait_for_idle(dev_priv))) {
|
|
|
|
DRM_ERROR
|
|
|
|
("wait for idle failed when changing FIFO depth!\n");
|
|
|
|
mach64_do_cleanup_dma(dev);
|
2004-04-11 23:27:40 -06:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* allocate descriptor memory from pci pool */
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("Allocating dma descriptor ring\n");
|
|
|
|
dev_priv->ring.size = 0x4000; /* 16KB */
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
if (dev_priv->is_pci) {
|
2005-04-25 23:19:11 -06:00
|
|
|
dev_priv->ring.dmah = drm_pci_alloc(dev, dev_priv->ring.size,
|
2004-09-30 15:12:10 -06:00
|
|
|
dev_priv->ring.size,
|
2005-04-25 23:19:11 -06:00
|
|
|
0xfffffffful);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2005-04-25 23:19:11 -06:00
|
|
|
if (!dev_priv->ring.dmah) {
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_ERROR("Allocating dma descriptor ring failed\n");
|
2004-04-11 23:27:40 -06:00
|
|
|
return DRM_ERR(ENOMEM);
|
|
|
|
} else {
|
2005-04-25 23:19:11 -06:00
|
|
|
dev_priv->ring.start = dev_priv->ring.dmah->vaddr;
|
|
|
|
dev_priv->ring.start_addr =
|
|
|
|
(u32) dev_priv->ring.dmah->busaddr;
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
2004-09-30 15:12:10 -06:00
|
|
|
} else {
|
2004-04-11 23:27:40 -06:00
|
|
|
dev_priv->ring.start = dev_priv->ring_map->handle;
|
|
|
|
dev_priv->ring.start_addr = (u32) dev_priv->ring_map->offset;
|
|
|
|
}
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
memset(dev_priv->ring.start, 0, dev_priv->ring.size);
|
2005-02-19 15:07:07 -07:00
|
|
|
DRM_INFO("descriptor ring: cpu addr %p, bus addr: 0x%08x\n",
|
|
|
|
dev_priv->ring.start, dev_priv->ring.start_addr);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
|
|
|
ret = 0;
|
2004-09-30 15:12:10 -06:00
|
|
|
if (dev_priv->driver_mode != MACH64_MODE_MMIO) {
|
2004-04-11 23:27:40 -06:00
|
|
|
|
|
|
|
/* enable block 1 registers and bus mastering */
|
2004-09-30 15:12:10 -06:00
|
|
|
MACH64_WRITE(MACH64_BUS_CNTL, ((MACH64_READ(MACH64_BUS_CNTL)
|
|
|
|
| MACH64_BUS_EXT_REG_EN)
|
|
|
|
& ~MACH64_BUS_MASTER_DIS));
|
2004-04-11 23:27:40 -06:00
|
|
|
|
|
|
|
/* try a DMA GUI-mastering pass and fall back to MMIO if it fails */
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("Starting DMA test...\n");
|
|
|
|
if ((ret = mach64_bm_dma_test(dev))) {
|
2004-04-11 23:27:40 -06:00
|
|
|
dev_priv->driver_mode = MACH64_MODE_MMIO;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
switch (dev_priv->driver_mode) {
|
|
|
|
case MACH64_MODE_MMIO:
|
2004-09-30 15:12:10 -06:00
|
|
|
MACH64_WRITE(MACH64_BUS_CNTL, (MACH64_READ(MACH64_BUS_CNTL)
|
|
|
|
| MACH64_BUS_EXT_REG_EN
|
|
|
|
| MACH64_BUS_MASTER_DIS));
|
|
|
|
if (init->dma_mode == MACH64_MODE_MMIO)
|
|
|
|
DRM_INFO("Forcing pseudo-DMA mode\n");
|
2004-04-11 23:27:40 -06:00
|
|
|
else
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_INFO
|
|
|
|
("DMA test failed (ret=%d), using pseudo-DMA mode\n",
|
|
|
|
ret);
|
2004-04-11 23:27:40 -06:00
|
|
|
break;
|
|
|
|
case MACH64_MODE_DMA_SYNC:
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_INFO("DMA test succeeded, using synchronous DMA mode\n");
|
2004-04-11 23:27:40 -06:00
|
|
|
break;
|
|
|
|
case MACH64_MODE_DMA_ASYNC:
|
|
|
|
default:
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_INFO("DMA test succeeded, using asynchronous DMA mode\n");
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
dev_priv->ring_running = 0;
|
|
|
|
|
|
|
|
/* setup offsets for physical address of table start and end */
|
|
|
|
dev_priv->ring.head_addr = dev_priv->ring.start_addr;
|
|
|
|
dev_priv->ring.head = dev_priv->ring.tail = 0;
|
|
|
|
dev_priv->ring.tail_mask = (dev_priv->ring.size / sizeof(u32)) - 1;
|
|
|
|
dev_priv->ring.space = dev_priv->ring.size;
|
|
|
|
|
|
|
|
/* setup physical address and size of descriptor table */
|
2004-09-30 15:12:10 -06:00
|
|
|
mach64_do_wait_for_fifo(dev_priv, 1);
|
|
|
|
MACH64_WRITE(MACH64_BM_GUI_TABLE_CMD,
|
|
|
|
(dev_priv->ring.
|
|
|
|
head_addr | MACH64_CIRCULAR_BUF_SIZE_16KB));
|
2004-04-11 23:27:40 -06:00
|
|
|
|
|
|
|
/* init frame counter */
|
|
|
|
dev_priv->sarea_priv->frames_queued = 0;
|
|
|
|
for (i = 0; i < MACH64_MAX_QUEUED_FRAMES; i++) {
|
2004-09-30 15:12:10 -06:00
|
|
|
dev_priv->frame_ofs[i] = ~0; /* All ones indicates placeholder */
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Allocate the DMA buffer freelist */
|
2004-09-30 15:12:10 -06:00
|
|
|
if ((ret = mach64_init_freelist(dev))) {
|
2004-04-11 23:27:40 -06:00
|
|
|
DRM_ERROR("Freelist allocation failed\n");
|
2004-09-30 15:12:10 -06:00
|
|
|
mach64_do_cleanup_dma(dev);
|
2004-04-11 23:27:40 -06:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2005-01-17 14:46:32 -07:00
|
|
|
/*******************************************************************/
|
|
|
|
/** MMIO Pseudo-DMA (intended primarily for debugging, not performance)
|
2004-04-11 23:27:40 -06:00
|
|
|
*/
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
int mach64_do_dispatch_pseudo_dma(drm_mach64_private_t * dev_priv)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
|
|
|
drm_mach64_descriptor_ring_t *ring = &dev_priv->ring;
|
|
|
|
volatile u32 *ring_read;
|
|
|
|
struct list_head *ptr;
|
|
|
|
drm_mach64_freelist_t *entry;
|
|
|
|
drm_buf_t *buf = NULL;
|
|
|
|
u32 *buf_ptr;
|
|
|
|
u32 used, reg, target;
|
|
|
|
int fifo, count, found, ret, no_idle_wait;
|
|
|
|
|
|
|
|
fifo = count = reg = no_idle_wait = 0;
|
|
|
|
target = MACH64_BM_ADDR;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
if ((ret = mach64_do_wait_for_idle(dev_priv)) < 0) {
|
|
|
|
DRM_INFO
|
|
|
|
("%s: idle failed before pseudo-dma dispatch, resetting engine\n",
|
|
|
|
__FUNCTION__);
|
|
|
|
mach64_dump_engine_info(dev_priv);
|
|
|
|
mach64_do_engine_reset(dev_priv);
|
2004-04-11 23:27:40 -06:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
ring_read = (u32 *) ring->start;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
while (ring->tail != ring->head) {
|
|
|
|
u32 buf_addr, new_target, offset;
|
2004-04-11 23:27:40 -06:00
|
|
|
u32 bytes, remaining, head, eol;
|
|
|
|
|
|
|
|
head = ring->head;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
new_target =
|
|
|
|
le32_to_cpu(ring_read[head++]) - MACH64_APERTURE_OFFSET;
|
|
|
|
buf_addr = le32_to_cpu(ring_read[head++]);
|
|
|
|
eol = le32_to_cpu(ring_read[head]) & MACH64_DMA_EOL;
|
|
|
|
bytes = le32_to_cpu(ring_read[head++])
|
|
|
|
& ~(MACH64_DMA_HOLD_OFFSET | MACH64_DMA_EOL);
|
2004-04-11 23:27:40 -06:00
|
|
|
head++;
|
|
|
|
head &= ring->tail_mask;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
/* can't wait for idle between a blit setup descriptor
|
2004-04-11 23:27:40 -06:00
|
|
|
* and a HOSTDATA descriptor or the engine will lock
|
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
if (new_target == MACH64_BM_HOSTDATA
|
|
|
|
&& target == MACH64_BM_ADDR)
|
2004-04-11 23:27:40 -06:00
|
|
|
no_idle_wait = 1;
|
|
|
|
|
|
|
|
target = new_target;
|
|
|
|
|
|
|
|
found = 0;
|
|
|
|
offset = 0;
|
2004-09-30 15:12:10 -06:00
|
|
|
list_for_each(ptr, &dev_priv->pending) {
|
2004-04-11 23:27:40 -06:00
|
|
|
entry = list_entry(ptr, drm_mach64_freelist_t, list);
|
|
|
|
buf = entry->buf;
|
2004-09-30 15:12:10 -06:00
|
|
|
offset = buf_addr - GETBUFADDR(buf);
|
2004-04-11 23:27:40 -06:00
|
|
|
if (offset >= 0 && offset < MACH64_BUFFER_SIZE) {
|
|
|
|
found = 1;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!found || buf == NULL) {
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_ERROR
|
|
|
|
("Couldn't find pending buffer: head: %u tail: %u buf_addr: 0x%08x %s\n",
|
|
|
|
head, ring->tail, buf_addr, (eol ? "eol" : ""));
|
|
|
|
mach64_dump_ring_info(dev_priv);
|
|
|
|
mach64_do_engine_reset(dev_priv);
|
2004-04-11 23:27:40 -06:00
|
|
|
return DRM_ERR(EINVAL);
|
|
|
|
}
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
/* Hand feed the buffer to the card via MMIO, waiting for the fifo
|
|
|
|
* every 16 writes
|
2004-04-11 23:27:40 -06:00
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("target: (0x%08x) %s\n", target,
|
|
|
|
(target ==
|
|
|
|
MACH64_BM_HOSTDATA ? "BM_HOSTDATA" : "BM_ADDR"));
|
|
|
|
DRM_DEBUG("offset: %u bytes: %u used: %u\n", offset, bytes,
|
|
|
|
buf->used);
|
|
|
|
|
|
|
|
remaining = (buf->used - offset) >> 2; /* dwords remaining in buffer */
|
|
|
|
used = bytes >> 2; /* dwords in buffer for this descriptor */
|
|
|
|
buf_ptr = (u32 *) ((char *)GETBUFPTR(buf) + offset);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
while (used) {
|
2004-04-11 23:27:40 -06:00
|
|
|
|
|
|
|
if (count == 0) {
|
|
|
|
if (target == MACH64_BM_HOSTDATA) {
|
|
|
|
reg = DMAREG(MACH64_HOST_DATA0);
|
2004-09-30 15:12:10 -06:00
|
|
|
count =
|
|
|
|
(remaining > 16) ? 16 : remaining;
|
2004-04-11 23:27:40 -06:00
|
|
|
fifo = 0;
|
|
|
|
} else {
|
|
|
|
reg = le32_to_cpu(*buf_ptr++);
|
|
|
|
used--;
|
|
|
|
count = (reg >> 16) + 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
reg = reg & 0xffff;
|
2004-09-30 15:12:10 -06:00
|
|
|
reg = MMSELECT(reg);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
2004-09-30 15:12:10 -06:00
|
|
|
while (count && used) {
|
|
|
|
if (!fifo) {
|
2004-04-11 23:27:40 -06:00
|
|
|
if (no_idle_wait) {
|
2004-09-30 15:12:10 -06:00
|
|
|
if ((ret =
|
|
|
|
mach64_do_wait_for_fifo
|
|
|
|
(dev_priv, 16)) < 0) {
|
2004-04-11 23:27:40 -06:00
|
|
|
no_idle_wait = 0;
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
} else {
|
2004-09-30 15:12:10 -06:00
|
|
|
if ((ret =
|
|
|
|
mach64_do_wait_for_idle
|
|
|
|
(dev_priv)) < 0) {
|
2004-04-11 23:27:40 -06:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
fifo = 16;
|
|
|
|
}
|
|
|
|
--fifo;
|
|
|
|
MACH64_WRITE(reg, le32_to_cpu(*buf_ptr++));
|
2004-09-30 15:12:10 -06:00
|
|
|
used--;
|
|
|
|
remaining--;
|
|
|
|
|
2004-04-11 23:27:40 -06:00
|
|
|
reg += 4;
|
|
|
|
count--;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
ring->head = head;
|
|
|
|
ring->head_addr = ring->start_addr + (ring->head * sizeof(u32));
|
|
|
|
ring->space += (4 * sizeof(u32));
|
|
|
|
}
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
if ((ret = mach64_do_wait_for_idle(dev_priv)) < 0) {
|
2004-04-11 23:27:40 -06:00
|
|
|
return ret;
|
|
|
|
}
|
2004-09-30 15:12:10 -06:00
|
|
|
MACH64_WRITE(MACH64_BM_GUI_TABLE_CMD,
|
|
|
|
ring->head_addr | MACH64_CIRCULAR_BUF_SIZE_16KB);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("%s completed\n", __FUNCTION__);
|
2004-04-11 23:27:40 -06:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2005-01-17 14:46:32 -07:00
|
|
|
/*@}*/
|
|
|
|
|
|
|
|
|
|
|
|
/*******************************************************************/
|
|
|
|
/** \name DMA cleanup */
|
|
|
|
/*@{*/
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
int mach64_do_cleanup_dma(drm_device_t * dev)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("%s\n", __FUNCTION__);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
|
|
|
/* Make sure interrupts are disabled here because the uninstall ioctl
|
|
|
|
* may not have been called from userspace and after dev_private
|
|
|
|
* is freed, it's too late.
|
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
if (dev->irq)
|
|
|
|
drm_irq_uninstall(dev);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
if (dev->dev_private) {
|
2004-04-11 23:27:40 -06:00
|
|
|
drm_mach64_private_t *dev_priv = dev->dev_private;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
if (dev_priv->is_pci) {
|
2005-04-25 23:19:11 -06:00
|
|
|
if (dev_priv->ring.dmah) {
|
|
|
|
drm_pci_free(dev, dev_priv->ring.dmah);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
} else {
|
2004-09-30 15:12:10 -06:00
|
|
|
if (dev_priv->ring_map)
|
|
|
|
drm_core_ioremapfree(dev_priv->ring_map, dev);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
if (dev->agp_buffer_map) {
|
|
|
|
drm_core_ioremapfree(dev->agp_buffer_map, dev);
|
2004-08-23 04:05:01 -06:00
|
|
|
dev->agp_buffer_map = NULL;
|
|
|
|
}
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
mach64_destroy_freelist(dev);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
drm_free(dev_priv, sizeof(drm_mach64_private_t),
|
|
|
|
DRM_MEM_DRIVER);
|
2004-04-11 23:27:40 -06:00
|
|
|
dev->dev_private = NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2005-01-17 14:46:32 -07:00
|
|
|
/*@}*/
|
|
|
|
|
|
|
|
|
|
|
|
/*******************************************************************/
|
|
|
|
/** \name IOCTL handlers */
|
|
|
|
/*@{*/
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
int mach64_dma_init(DRM_IOCTL_ARGS)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
|
|
|
DRM_DEVICE;
|
|
|
|
drm_mach64_init_t init;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("%s\n", __FUNCTION__);
|
|
|
|
|
|
|
|
LOCK_TEST_WITH_RETURN(dev, filp);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_COPY_FROM_USER_IOCTL(init, (drm_mach64_init_t *) data,
|
|
|
|
sizeof(init));
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
switch (init.func) {
|
2004-04-11 23:27:40 -06:00
|
|
|
case DRM_MACH64_INIT_DMA:
|
2004-09-30 15:12:10 -06:00
|
|
|
return mach64_do_dma_init(dev, &init);
|
2004-04-11 23:27:40 -06:00
|
|
|
case DRM_MACH64_CLEANUP_DMA:
|
2004-09-30 15:12:10 -06:00
|
|
|
return mach64_do_cleanup_dma(dev);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
2004-09-30 15:12:10 -06:00
|
|
|
|
2004-04-11 23:27:40 -06:00
|
|
|
return DRM_ERR(EINVAL);
|
|
|
|
}
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
int mach64_dma_idle(DRM_IOCTL_ARGS)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
|
|
|
DRM_DEVICE;
|
|
|
|
drm_mach64_private_t *dev_priv = dev->dev_private;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("%s\n", __FUNCTION__);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
LOCK_TEST_WITH_RETURN(dev, filp);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
return mach64_do_dma_idle(dev_priv);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
int mach64_dma_flush(DRM_IOCTL_ARGS)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
|
|
|
DRM_DEVICE;
|
|
|
|
drm_mach64_private_t *dev_priv = dev->dev_private;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("%s\n", __FUNCTION__);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
LOCK_TEST_WITH_RETURN(dev, filp);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
return mach64_do_dma_flush(dev_priv);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
int mach64_engine_reset(DRM_IOCTL_ARGS)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
|
|
|
DRM_DEVICE;
|
|
|
|
drm_mach64_private_t *dev_priv = dev->dev_private;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("%s\n", __FUNCTION__);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
LOCK_TEST_WITH_RETURN(dev, filp);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
return mach64_do_engine_reset(dev_priv);
|
|
|
|
}
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2005-01-17 14:46:32 -07:00
|
|
|
/*@}*/
|
|
|
|
|
|
|
|
|
|
|
|
/*******************************************************************/
|
|
|
|
/** \name Freelist management */
|
|
|
|
/*@{*/
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
int mach64_init_freelist(drm_device_t * dev)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
|
|
|
drm_device_dma_t *dma = dev->dma;
|
|
|
|
drm_mach64_private_t *dev_priv = dev->dev_private;
|
|
|
|
drm_mach64_freelist_t *entry;
|
|
|
|
struct list_head *ptr;
|
|
|
|
int i;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("%s: adding %d buffers to freelist\n", __FUNCTION__,
|
|
|
|
dma->buf_count);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
for (i = 0; i < dma->buf_count; i++) {
|
|
|
|
if ((entry =
|
|
|
|
(drm_mach64_freelist_t *)
|
|
|
|
drm_alloc(sizeof(drm_mach64_freelist_t),
|
|
|
|
DRM_MEM_BUFLISTS)) == NULL)
|
2004-04-11 23:27:40 -06:00
|
|
|
return DRM_ERR(ENOMEM);
|
2004-09-30 15:12:10 -06:00
|
|
|
memset(entry, 0, sizeof(drm_mach64_freelist_t));
|
2004-04-11 23:27:40 -06:00
|
|
|
entry->buf = dma->buflist[i];
|
|
|
|
ptr = &entry->list;
|
|
|
|
list_add_tail(ptr, &dev_priv->free_list);
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
void mach64_destroy_freelist(drm_device_t * dev)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
|
|
|
drm_mach64_private_t *dev_priv = dev->dev_private;
|
|
|
|
drm_mach64_freelist_t *entry;
|
|
|
|
struct list_head *ptr;
|
|
|
|
struct list_head *tmp;
|
|
|
|
|
|
|
|
DRM_DEBUG("%s\n", __FUNCTION__);
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
list_for_each_safe(ptr, tmp, &dev_priv->pending) {
|
2004-04-11 23:27:40 -06:00
|
|
|
list_del(ptr);
|
|
|
|
entry = list_entry(ptr, drm_mach64_freelist_t, list);
|
2004-09-27 13:51:38 -06:00
|
|
|
drm_free(entry, sizeof(*entry), DRM_MEM_BUFLISTS);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
2004-09-30 15:12:10 -06:00
|
|
|
list_for_each_safe(ptr, tmp, &dev_priv->placeholders) {
|
2004-04-11 23:27:40 -06:00
|
|
|
list_del(ptr);
|
|
|
|
entry = list_entry(ptr, drm_mach64_freelist_t, list);
|
2004-09-27 13:51:38 -06:00
|
|
|
drm_free(entry, sizeof(*entry), DRM_MEM_BUFLISTS);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
list_for_each_safe(ptr, tmp, &dev_priv->free_list) {
|
2004-04-11 23:27:40 -06:00
|
|
|
list_del(ptr);
|
|
|
|
entry = list_entry(ptr, drm_mach64_freelist_t, list);
|
2004-09-27 13:51:38 -06:00
|
|
|
drm_free(entry, sizeof(*entry), DRM_MEM_BUFLISTS);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
/* IMPORTANT: This function should only be called when the engine is idle or locked up,
|
2004-04-11 23:27:40 -06:00
|
|
|
* as it assumes all buffers in the pending list have been completed by the hardware.
|
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
int mach64_do_release_used_buffers(drm_mach64_private_t * dev_priv)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
|
|
|
struct list_head *ptr;
|
|
|
|
struct list_head *tmp;
|
|
|
|
drm_mach64_freelist_t *entry;
|
|
|
|
int i;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
if (list_empty(&dev_priv->pending))
|
2004-04-11 23:27:40 -06:00
|
|
|
return 0;
|
|
|
|
|
|
|
|
/* Iterate the pending list and move all buffers into the freelist... */
|
|
|
|
i = 0;
|
2004-09-30 15:12:10 -06:00
|
|
|
list_for_each_safe(ptr, tmp, &dev_priv->pending) {
|
2004-04-11 23:27:40 -06:00
|
|
|
entry = list_entry(ptr, drm_mach64_freelist_t, list);
|
|
|
|
if (entry->discard) {
|
|
|
|
entry->buf->pending = 0;
|
|
|
|
list_del(ptr);
|
|
|
|
list_add_tail(ptr, &dev_priv->free_list);
|
|
|
|
i++;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_DEBUG("%s: released %d buffers from pending list\n", __FUNCTION__,
|
|
|
|
i);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
return 0;
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
drm_buf_t *mach64_freelist_get(drm_mach64_private_t * dev_priv)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
|
|
|
drm_mach64_descriptor_ring_t *ring = &dev_priv->ring;
|
|
|
|
drm_mach64_freelist_t *entry;
|
|
|
|
struct list_head *ptr;
|
|
|
|
struct list_head *tmp;
|
|
|
|
int t;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
if (list_empty(&dev_priv->free_list)) {
|
2004-04-11 23:27:40 -06:00
|
|
|
u32 head, tail, ofs;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
if (list_empty(&dev_priv->pending)) {
|
|
|
|
DRM_ERROR
|
|
|
|
("Couldn't get buffer - pending and free lists empty\n");
|
2004-04-11 23:27:40 -06:00
|
|
|
t = 0;
|
2004-09-30 15:12:10 -06:00
|
|
|
list_for_each(ptr, &dev_priv->placeholders) {
|
2004-04-11 23:27:40 -06:00
|
|
|
t++;
|
|
|
|
}
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_INFO("Placeholders: %d\n", t);
|
2004-04-11 23:27:40 -06:00
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
tail = ring->tail;
|
2004-09-30 15:12:10 -06:00
|
|
|
for (t = 0; t < dev_priv->usec_timeout; t++) {
|
|
|
|
mach64_ring_tick(dev_priv, ring);
|
2004-04-11 23:27:40 -06:00
|
|
|
head = ring->head;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
if (head == tail) {
|
2004-04-11 23:27:40 -06:00
|
|
|
#if MACH64_EXTRA_CHECKING
|
2004-09-30 15:12:10 -06:00
|
|
|
if (MACH64_READ(MACH64_GUI_STAT) &
|
|
|
|
MACH64_GUI_ACTIVE) {
|
|
|
|
DRM_ERROR
|
|
|
|
("Empty ring with non-idle engine!\n");
|
|
|
|
mach64_dump_ring_info(dev_priv);
|
2004-04-11 23:27:40 -06:00
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
/* last pass is complete, so release everything */
|
2004-09-30 15:12:10 -06:00
|
|
|
mach64_do_release_used_buffers(dev_priv);
|
|
|
|
DRM_DEBUG
|
|
|
|
("%s: idle engine, freed all buffers.\n",
|
|
|
|
__FUNCTION__);
|
|
|
|
if (list_empty(&dev_priv->free_list)) {
|
|
|
|
DRM_ERROR
|
|
|
|
("Freelist empty with idle engine\n");
|
2004-04-11 23:27:40 -06:00
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
goto _freelist_entry_found;
|
|
|
|
}
|
2004-09-30 15:12:10 -06:00
|
|
|
/* Look for a completed buffer and bail out of the loop
|
2004-04-11 23:27:40 -06:00
|
|
|
* as soon as we find one -- don't waste time trying
|
|
|
|
* to free extra bufs here, leave that to do_release_used_buffers
|
|
|
|
*/
|
|
|
|
list_for_each_safe(ptr, tmp, &dev_priv->pending) {
|
2004-09-30 15:12:10 -06:00
|
|
|
entry =
|
|
|
|
list_entry(ptr, drm_mach64_freelist_t,
|
|
|
|
list);
|
2004-04-11 23:27:40 -06:00
|
|
|
ofs = entry->ring_ofs;
|
2004-09-30 15:12:10 -06:00
|
|
|
if (entry->discard &&
|
|
|
|
((head < tail
|
|
|
|
&& (ofs < head || ofs >= tail))
|
|
|
|
|| (head > tail
|
|
|
|
&& (ofs < head && ofs >= tail)))) {
|
2004-04-11 23:27:40 -06:00
|
|
|
#if MACH64_EXTRA_CHECKING
|
|
|
|
int i;
|
2004-09-30 15:12:10 -06:00
|
|
|
|
|
|
|
for (i = head; i != tail;
|
|
|
|
i = (i + 4) & ring->tail_mask) {
|
|
|
|
u32 o1 =
|
|
|
|
le32_to_cpu(((u32 *) ring->
|
|
|
|
start)[i + 1]);
|
|
|
|
u32 o2 = GETBUFADDR(entry->buf);
|
|
|
|
|
|
|
|
if (o1 == o2) {
|
|
|
|
DRM_ERROR
|
|
|
|
("Attempting to free used buffer: "
|
|
|
|
"i=%d buf=0x%08x\n",
|
|
|
|
i, o1);
|
|
|
|
mach64_dump_ring_info
|
|
|
|
(dev_priv);
|
2004-04-11 23:27:40 -06:00
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
/* found a processed buffer */
|
|
|
|
entry->buf->pending = 0;
|
|
|
|
list_del(ptr);
|
|
|
|
entry->buf->used = 0;
|
2004-09-30 15:12:10 -06:00
|
|
|
list_add_tail(ptr,
|
|
|
|
&dev_priv->placeholders);
|
|
|
|
DRM_DEBUG
|
|
|
|
("%s: freed processed buffer (head=%d tail=%d "
|
|
|
|
"buf ring ofs=%d).\n",
|
|
|
|
__FUNCTION__, head, tail, ofs);
|
2004-04-11 23:27:40 -06:00
|
|
|
return entry->buf;
|
|
|
|
}
|
|
|
|
}
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_UDELAY(1);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
2004-09-30 15:12:10 -06:00
|
|
|
mach64_dump_ring_info(dev_priv);
|
|
|
|
DRM_ERROR
|
|
|
|
("timeout waiting for buffers: ring head_addr: 0x%08x head: %d tail: %d\n",
|
|
|
|
ring->head_addr, ring->head, ring->tail);
|
2004-04-11 23:27:40 -06:00
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
_freelist_entry_found:
|
2004-04-11 23:27:40 -06:00
|
|
|
ptr = dev_priv->free_list.next;
|
|
|
|
list_del(ptr);
|
|
|
|
entry = list_entry(ptr, drm_mach64_freelist_t, list);
|
|
|
|
entry->buf->used = 0;
|
|
|
|
list_add_tail(ptr, &dev_priv->placeholders);
|
|
|
|
return entry->buf;
|
|
|
|
}
|
|
|
|
|
2005-01-17 14:46:32 -07:00
|
|
|
/*@}*/
|
|
|
|
|
|
|
|
|
|
|
|
/*******************************************************************/
|
|
|
|
/** \name DMA buffer request and submission IOCTL handler */
|
|
|
|
/*@{*/
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
static int mach64_dma_get_buffers(DRMFILE filp, drm_device_t * dev,
|
|
|
|
drm_dma_t * d)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
|
|
|
int i;
|
|
|
|
drm_buf_t *buf;
|
|
|
|
drm_mach64_private_t *dev_priv = dev->dev_private;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
for (i = d->granted_count; i < d->request_count; i++) {
|
|
|
|
buf = mach64_freelist_get(dev_priv);
|
2004-04-11 23:27:40 -06:00
|
|
|
#if MACH64_EXTRA_CHECKING
|
2004-09-30 15:12:10 -06:00
|
|
|
if (!buf)
|
|
|
|
return DRM_ERR(EFAULT);
|
2004-04-11 23:27:40 -06:00
|
|
|
#else
|
2004-09-30 15:12:10 -06:00
|
|
|
if (!buf)
|
|
|
|
return DRM_ERR(EAGAIN);
|
2004-04-11 23:27:40 -06:00
|
|
|
#endif
|
|
|
|
|
|
|
|
buf->filp = filp;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
if (DRM_COPY_TO_USER(&d->request_indices[i], &buf->idx,
|
|
|
|
sizeof(buf->idx)))
|
2004-04-11 23:27:40 -06:00
|
|
|
return DRM_ERR(EFAULT);
|
2004-09-30 15:12:10 -06:00
|
|
|
if (DRM_COPY_TO_USER(&d->request_sizes[i], &buf->total,
|
|
|
|
sizeof(buf->total)))
|
2004-04-11 23:27:40 -06:00
|
|
|
return DRM_ERR(EFAULT);
|
|
|
|
|
|
|
|
d->granted_count++;
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
int mach64_dma_buffers(DRM_IOCTL_ARGS)
|
2004-04-11 23:27:40 -06:00
|
|
|
{
|
|
|
|
DRM_DEVICE;
|
|
|
|
drm_device_dma_t *dma = dev->dma;
|
|
|
|
drm_dma_t d;
|
2004-09-30 15:12:10 -06:00
|
|
|
int ret = 0;
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
LOCK_TEST_WITH_RETURN(dev, filp);
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_COPY_FROM_USER_IOCTL(d, (drm_dma_t *) data, sizeof(d));
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
/* Please don't send us buffers.
|
2004-04-11 23:27:40 -06:00
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
if (d.send_count != 0) {
|
|
|
|
DRM_ERROR("Process %d trying to send %d buffers via drmDMA\n",
|
|
|
|
DRM_CURRENTPID, d.send_count);
|
2004-04-11 23:27:40 -06:00
|
|
|
return DRM_ERR(EINVAL);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* We'll send you buffers.
|
|
|
|
*/
|
2004-09-30 15:12:10 -06:00
|
|
|
if (d.request_count < 0 || d.request_count > dma->buf_count) {
|
|
|
|
DRM_ERROR("Process %d trying to get %d buffers (of %d max)\n",
|
|
|
|
DRM_CURRENTPID, d.request_count, dma->buf_count);
|
2004-04-11 23:27:40 -06:00
|
|
|
ret = DRM_ERR(EINVAL);
|
|
|
|
}
|
2004-09-27 13:51:38 -06:00
|
|
|
|
2004-04-11 23:27:40 -06:00
|
|
|
d.granted_count = 0;
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
if (d.request_count) {
|
|
|
|
ret = mach64_dma_get_buffers(filp, dev, &d);
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
DRM_COPY_TO_USER_IOCTL((drm_dma_t *) data, d, sizeof(d));
|
2004-04-11 23:27:40 -06:00
|
|
|
|
2004-09-30 15:12:10 -06:00
|
|
|
return ret;
|
2004-04-11 23:27:40 -06:00
|
|
|
}
|
|
|
|
|
2005-08-04 21:50:23 -06:00
|
|
|
void mach64_driver_lastclose(drm_device_t * dev)
|
2004-08-17 07:10:05 -06:00
|
|
|
{
|
2004-09-30 15:12:10 -06:00
|
|
|
mach64_do_cleanup_dma(dev);
|
2004-08-17 07:10:05 -06:00
|
|
|
}
|
2005-01-17 14:46:32 -07:00
|
|
|
|
|
|
|
/*@}*/
|