drm/linux-core/ati_pcigart.c

200 lines
5.3 KiB
C
Raw Normal View History

2003-05-26 18:37:33 -06:00
/**
2005-09-30 03:09:03 -06:00
* \file ati_pcigart.c
2003-05-26 18:37:33 -06:00
* ATI PCI GART support
*
* \author Gareth Hughes <gareth@valinux.com>
*/
/*
2001-04-05 16:16:12 -06:00
* Created: Wed Dec 13 21:52:19 2000 by gareth@valinux.com
*
* Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.
* All Rights Reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*/
#include "drmP.h"
2003-05-26 18:37:33 -06:00
# define ATI_PCIGART_PAGE_SIZE 4096 /**< PCI GART page size */
# define ATI_PCIGART_PAGE_MASK (~(ATI_PCIGART_PAGE_SIZE-1))
#define ATI_PCIE_WRITE 0x4
#define ATI_PCIE_READ 0x8
static __inline__ void gart_insert_page_into_table(struct drm_ati_pcigart_info *gart_info, dma_addr_t addr, u32 *pci_gart)
{
u32 page_base;
page_base = (u32)addr & ATI_PCIGART_PAGE_MASK;
switch(gart_info->gart_reg_if) {
case DRM_ATI_GART_IGP:
page_base |= (upper_32_bits(addr) & 0xff) << 4;
page_base |= 0xc;
break;
case DRM_ATI_GART_PCIE:
page_base >>= 8;
page_base |= (upper_32_bits(addr) & 0xff) << 24;
page_base |= ATI_PCIE_READ | ATI_PCIE_WRITE;
break;
default:
case DRM_ATI_GART_PCI:
break;
}
*pci_gart = cpu_to_le32(page_base);
}
static int drm_ati_alloc_pcigart_table(struct drm_device *dev,
struct drm_ati_pcigart_info *gart_info)
2001-04-05 16:16:12 -06:00
{
gart_info->table_handle = drm_pci_alloc(dev, gart_info->table_size,
PAGE_SIZE,
gart_info->table_mask);
if (gart_info->table_handle == NULL)
return -ENOMEM;
return 0;
2001-04-05 16:16:12 -06:00
}
static void drm_ati_free_pcigart_table(struct drm_device *dev,
struct drm_ati_pcigart_info *gart_info)
2001-04-05 16:16:12 -06:00
{
drm_pci_free(dev, gart_info->table_handle);
gart_info->table_handle = NULL;
2001-04-05 16:16:12 -06:00
}
int drm_ati_pcigart_cleanup(struct drm_device *dev, struct drm_ati_pcigart_info *gart_info)
2005-11-10 03:13:25 -07:00
{
2007-07-15 20:32:51 -06:00
struct drm_sg_mem *entry = dev->sg;
2005-11-10 03:13:25 -07:00
unsigned long pages;
int i;
int max_pages;
2005-11-10 03:13:25 -07:00
/* we need to support large memory configurations */
if (!entry) {
DRM_ERROR("no scatter/gather memory!\n");
2005-11-10 03:13:25 -07:00
return 0;
}
if (gart_info->bus_addr) {
max_pages = (gart_info->table_size / sizeof(u32));
pages = (entry->pages <= max_pages)
? entry->pages : max_pages;
2005-11-10 03:13:25 -07:00
for (i = 0; i < pages; i++) {
if (!entry->busaddr[i])
break;
pci_unmap_page(dev->pdev, entry->busaddr[i],
2005-11-10 03:13:25 -07:00
PAGE_SIZE, PCI_DMA_TODEVICE);
}
if (gart_info->gart_table_location == DRM_ATI_GART_MAIN)
gart_info->bus_addr = 0;
2005-11-10 03:13:25 -07:00
}
if (gart_info->gart_table_location == DRM_ATI_GART_MAIN
&& gart_info->table_handle) {
drm_ati_free_pcigart_table(dev, gart_info);
2005-11-10 03:13:25 -07:00
}
return 1;
}
EXPORT_SYMBOL(drm_ati_pcigart_cleanup);
int drm_ati_pcigart_init(struct drm_device *dev, struct drm_ati_pcigart_info *gart_info)
2001-04-05 16:16:12 -06:00
{
2007-07-15 20:32:51 -06:00
struct drm_sg_mem *entry = dev->sg;
void *address = NULL;
2001-04-05 16:16:12 -06:00
unsigned long pages;
u32 *pci_gart;
dma_addr_t bus_address = 0;
int i, j, ret = 0;
int max_pages;
dma_addr_t entry_addr;
2001-04-05 16:16:12 -06:00
if (!entry) {
DRM_ERROR("no scatter/gather memory!\n");
goto done;
}
2001-04-05 16:16:12 -06:00
if (gart_info->gart_table_location == DRM_ATI_GART_MAIN) {
DRM_DEBUG("PCI: no table in VRAM: using normal RAM\n");
ret = drm_ati_alloc_pcigart_table(dev, gart_info);
if (ret) {
DRM_ERROR("cannot allocate PCI GART page!\n");
goto done;
}
address = gart_info->table_handle->vaddr;
bus_address = gart_info->table_handle->busaddr;
2005-11-10 03:13:25 -07:00
} else {
address = gart_info->addr;
bus_address = gart_info->bus_addr;
DRM_DEBUG("PCI: Gart Table: VRAM %08X mapped at %08lX\n",
bus_address, (unsigned long)address);
2001-04-05 16:16:12 -06:00
}
pci_gart = (u32 *) address;
2001-04-05 16:16:12 -06:00
max_pages = (gart_info->table_size / sizeof(u32));
pages = (entry->pages <= max_pages)
? entry->pages : max_pages;
2001-04-05 16:16:12 -06:00
memset(pci_gart, 0, max_pages * sizeof(u32));
for (i = 0; i < pages; i++) {
/* we need to support large memory configurations */
entry->busaddr[i] = pci_map_page(dev->pdev, entry->pagelist[i],
0, PAGE_SIZE, PCI_DMA_TODEVICE);
if (entry->busaddr[i] == 0) {
DRM_ERROR("unable to map PCIGART pages!\n");
drm_ati_pcigart_cleanup(dev, gart_info);
address = NULL;
bus_address = 0;
goto done;
}
2001-09-25 03:32:16 -06:00
entry_addr = entry->busaddr[i];
2001-04-05 16:16:12 -06:00
for (j = 0; j < (PAGE_SIZE / ATI_PCIGART_PAGE_SIZE); j++) {
gart_insert_page_into_table(gart_info, entry_addr, pci_gart);
pci_gart++;
entry_addr += ATI_PCIGART_PAGE_SIZE;
2001-04-05 16:16:12 -06:00
}
}
ret = 1;
#if defined(__i386__) || defined(__x86_64__)
wbinvd();
#else
2001-04-05 16:16:12 -06:00
mb();
#endif
2001-04-05 16:16:12 -06:00
done:
gart_info->addr = address;
gart_info->bus_addr = bus_address;
return ret;
2001-04-05 16:16:12 -06:00
}
EXPORT_SYMBOL(drm_ati_pcigart_init);