amdgpu_drm: sync up with the latest amdgpu_drm.h based on drm-next (https://cgit.freedesktop.org/drm/drm)
What are these headers? Adding currently missing stuff from https://cgit.freedesktop.org/drm/drm/tree/include/uapi/drm/amdgpu_drm.h based on the latest commit there: commit f730f39eb981af249d57336b47cfe3925632a7fd (HEAD -> drm-next, tag: drm-next-2021-02-19, origin/drm-next, origin/HEAD) Merge: 4f8ad4045b38 81ce8f04aa96 Author: Dave Airlie <airlied@redhat.com> Date: Fri Feb 19 13:54:29 2021 +1000 Merge tag 'drm-intel-next-fixes-2021-02-18' of git://anongit.freedesktop.org/drm/drm-intel into drm-next Which headers go where? From https://cgit.freedesktop.org/drm/drm/tree/include/uapi/drm/amdgpu_drm.h to https://cgit.freedesktop.org/mesa/drm/tree/include/drm/amdgpu_drm.h When and which headers to update? If the kernel uapi drm header changes, the header here should be sync-ed. When and how to update these files The steps for generating this patch: - Switch to freedesktop drm-next kernel branch (https://cgit.freedesktop.org/drm/drm); - Install the headers via `make headers_install'; - Copy from kernel "include/uapi/drm/amdgpu_drm.h" to libdrm "include/drm/amdgpu_drm.h"; - generate the patch; The commits from drm-next (https://cgit.freedesktop.org/drm/drm) are: Mauro Carvalho Chehab (1) c45dd3bda1c809eb120452597097e14a96b58c1f drm/amdgpu: fix some kernel-doc markups Huang Rui(3) 6fbcb00c7984fa7d49af2c361453c0397cdea400 drm/amdgpu: add TOC firmware definition 1e483203965bdab466af0739c1edf7da07da241d drm/amdgpu: add uapi to define van gogh memory type f7b2cdb23abf62bc3d33c2e0b0009a09412ff475 drm/amdgpu: add uapi to define van gogh series Pierre-Eric Pelloux-Prayer(1) 16c642ec3fe9a144fbe1e97dc56f13a6308f1381 drm/amdgpu: new ids flag for tmz (v2) Yong Zhao(1) 130c88931f6cbdb4513d307b4a13fcfff08a8041 drm/amdgpu: Improve the MTYPE comments Signed-off-by: Leo Liu <leo.liu@amd.com>main
parent
3b6cfb20fb
commit
1225171bd5
|
@ -502,15 +502,15 @@ struct drm_amdgpu_gem_op {
|
|||
#define AMDGPU_VM_MTYPE_MASK (0xf << 5)
|
||||
/* Default MTYPE. Pre-AI must use this. Recommended for newer ASICs. */
|
||||
#define AMDGPU_VM_MTYPE_DEFAULT (0 << 5)
|
||||
/* Use NC MTYPE instead of default MTYPE */
|
||||
/* Use Non Coherent MTYPE instead of default MTYPE */
|
||||
#define AMDGPU_VM_MTYPE_NC (1 << 5)
|
||||
/* Use WC MTYPE instead of default MTYPE */
|
||||
/* Use Write Combine MTYPE instead of default MTYPE */
|
||||
#define AMDGPU_VM_MTYPE_WC (2 << 5)
|
||||
/* Use CC MTYPE instead of default MTYPE */
|
||||
/* Use Cache Coherent MTYPE instead of default MTYPE */
|
||||
#define AMDGPU_VM_MTYPE_CC (3 << 5)
|
||||
/* Use UC MTYPE instead of default MTYPE */
|
||||
/* Use UnCached MTYPE instead of default MTYPE */
|
||||
#define AMDGPU_VM_MTYPE_UC (4 << 5)
|
||||
/* Use RW MTYPE instead of default MTYPE */
|
||||
/* Use Read Write MTYPE instead of default MTYPE */
|
||||
#define AMDGPU_VM_MTYPE_RW (5 << 5)
|
||||
|
||||
struct drm_amdgpu_gem_va {
|
||||
|
@ -667,12 +667,13 @@ struct drm_amdgpu_cs_chunk_data {
|
|||
};
|
||||
};
|
||||
|
||||
/**
|
||||
/*
|
||||
* Query h/w info: Flag that this is integrated (a.h.a. fusion) GPU
|
||||
*
|
||||
*/
|
||||
#define AMDGPU_IDS_FLAGS_FUSION 0x1
|
||||
#define AMDGPU_IDS_FLAGS_PREEMPTION 0x2
|
||||
#define AMDGPU_IDS_FLAGS_TMZ 0x4
|
||||
|
||||
/* indicate if acceleration can be working */
|
||||
#define AMDGPU_INFO_ACCEL_WORKING 0x00
|
||||
|
@ -723,6 +724,8 @@ struct drm_amdgpu_cs_chunk_data {
|
|||
#define AMDGPU_INFO_FW_TA 0x13
|
||||
/* Subquery id: Query DMCUB firmware version */
|
||||
#define AMDGPU_INFO_FW_DMCUB 0x14
|
||||
/* Subquery id: Query TOC firmware version */
|
||||
#define AMDGPU_INFO_FW_TOC 0x15
|
||||
|
||||
/* number of bytes moved for TTM migration */
|
||||
#define AMDGPU_INFO_NUM_BYTES_MOVED 0x0f
|
||||
|
@ -945,6 +948,7 @@ struct drm_amdgpu_info_firmware {
|
|||
#define AMDGPU_VRAM_TYPE_DDR3 7
|
||||
#define AMDGPU_VRAM_TYPE_DDR4 8
|
||||
#define AMDGPU_VRAM_TYPE_GDDR6 9
|
||||
#define AMDGPU_VRAM_TYPE_DDR5 10
|
||||
|
||||
struct drm_amdgpu_info_device {
|
||||
/** PCI Device ID */
|
||||
|
@ -1082,6 +1086,7 @@ struct drm_amdgpu_info_vce_clock_table {
|
|||
#define AMDGPU_FAMILY_AI 141 /* Vega10 */
|
||||
#define AMDGPU_FAMILY_RV 142 /* Raven */
|
||||
#define AMDGPU_FAMILY_NV 143 /* Navi10 */
|
||||
#define AMDGPU_FAMILY_VGH 144 /* Van Gogh */
|
||||
|
||||
#if defined(__cplusplus)
|
||||
}
|
||||
|
|
Loading…
Reference in New Issue