nv40: actually init all tile regs.
parent
373dbcf8b2
commit
15cbde683f
|
@ -335,19 +335,19 @@
|
||||||
#define NV04_PGRAPH_BLEND 0x00400824
|
#define NV04_PGRAPH_BLEND 0x00400824
|
||||||
#define NV04_PGRAPH_STORED_FMT 0x00400830
|
#define NV04_PGRAPH_STORED_FMT 0x00400830
|
||||||
#define NV04_PGRAPH_PATT_COLORRAM 0x00400900
|
#define NV04_PGRAPH_PATT_COLORRAM 0x00400900
|
||||||
#define NV40_PGRAPH_TILE0(i) 0x00400900
|
#define NV40_PGRAPH_TILE0(i) (0x00400900 + (i*16))
|
||||||
#define NV40_PGRAPH_TLIMIT0(i) 0x00400904
|
#define NV40_PGRAPH_TLIMIT0(i) (0x00400904 + (i*16))
|
||||||
#define NV40_PGRAPH_TSIZE0(i) 0x00400908
|
#define NV40_PGRAPH_TSIZE0(i) (0x00400908 + (i*16))
|
||||||
#define NV40_PGRAPH_TSTATUS0(i) 0x0040090C
|
#define NV40_PGRAPH_TSTATUS0(i) (0x0040090C + (i*16))
|
||||||
#define NV10_PGRAPH_TILE(i) (0x00400B00 + (i*16))
|
#define NV10_PGRAPH_TILE(i) (0x00400B00 + (i*16))
|
||||||
#define NV10_PGRAPH_TLIMIT(i) (0x00400B04 + (i*16))
|
#define NV10_PGRAPH_TLIMIT(i) (0x00400B04 + (i*16))
|
||||||
#define NV10_PGRAPH_TSIZE(i) (0x00400B08 + (i*16))
|
#define NV10_PGRAPH_TSIZE(i) (0x00400B08 + (i*16))
|
||||||
#define NV10_PGRAPH_TSTATUS(i) (0x00400B0C + (i*16))
|
#define NV10_PGRAPH_TSTATUS(i) (0x00400B0C + (i*16))
|
||||||
#define NV04_PGRAPH_U_RAM 0x00400D00
|
#define NV04_PGRAPH_U_RAM 0x00400D00
|
||||||
#define NV47_PGRAPH_TILE0(i) 0x00400D00
|
#define NV47_PGRAPH_TILE0(i) (0x00400D00 + (i*16))
|
||||||
#define NV47_PGRAPH_TLIMIT0(i) 0x00400D04
|
#define NV47_PGRAPH_TLIMIT0(i) (0x00400D04 + (i*16))
|
||||||
#define NV47_PGRAPH_TSIZE0(i) 0x00400D08
|
#define NV47_PGRAPH_TSIZE0(i) (0x00400D08 + (i*16))
|
||||||
#define NV47_PGRAPH_TSTATUS0(i) 0x00400D0C
|
#define NV47_PGRAPH_TSTATUS0(i) (0x00400D0C + (i*16))
|
||||||
#define NV04_PGRAPH_V_RAM 0x00400D40
|
#define NV04_PGRAPH_V_RAM 0x00400D40
|
||||||
#define NV04_PGRAPH_W_RAM 0x00400D80
|
#define NV04_PGRAPH_W_RAM 0x00400D80
|
||||||
#define NV10_PGRAPH_COMBINER0_IN_ALPHA 0x00400E40
|
#define NV10_PGRAPH_COMBINER0_IN_ALPHA 0x00400E40
|
||||||
|
@ -395,10 +395,10 @@
|
||||||
#define NV04_PGRAPH_DMA_B_OFFSET 0x00401098
|
#define NV04_PGRAPH_DMA_B_OFFSET 0x00401098
|
||||||
#define NV04_PGRAPH_DMA_B_SIZE 0x0040109C
|
#define NV04_PGRAPH_DMA_B_SIZE 0x0040109C
|
||||||
#define NV04_PGRAPH_DMA_B_Y_SIZE 0x004010A0
|
#define NV04_PGRAPH_DMA_B_Y_SIZE 0x004010A0
|
||||||
#define NV40_PGRAPH_TILE1(i) 0x00406900
|
#define NV40_PGRAPH_TILE1(i) (0x00406900 + (i*16))
|
||||||
#define NV40_PGRAPH_TLIMIT1(i) 0x00406904
|
#define NV40_PGRAPH_TLIMIT1(i) (0x00406904 + (i*16))
|
||||||
#define NV40_PGRAPH_TSIZE1(i) 0x00406908
|
#define NV40_PGRAPH_TSIZE1(i) (0x00406908 + (i*16))
|
||||||
#define NV40_PGRAPH_TSTATUS1(i) 0x0040690C
|
#define NV40_PGRAPH_TSTATUS1(i) (0x0040690C + (i*16))
|
||||||
|
|
||||||
|
|
||||||
/* It's a guess that this works on NV03. Confirmed on NV04, though */
|
/* It's a guess that this works on NV03. Confirmed on NV04, though */
|
||||||
|
|
Loading…
Reference in New Issue