RS4xx: fix MCIND index mask
parent
d26af273f8
commit
3582e82f14
|
@ -16114,9 +16114,9 @@ static u32 R500_READ_MCIND(drm_radeon_private_t *dev_priv, int addr)
|
|||
static u32 RS400_READ_MCIND(drm_radeon_private_t *dev_priv, int addr)
|
||||
{
|
||||
u32 ret;
|
||||
RADEON_WRITE(RS400_NB_MC_INDEX, addr & 0x7f);
|
||||
RADEON_WRITE(RS400_NB_MC_INDEX, addr & 0xff);
|
||||
ret = RADEON_READ(RS400_NB_MC_DATA);
|
||||
RADEON_WRITE(RS400_NB_MC_INDEX, 0x7f);
|
||||
RADEON_WRITE(RS400_NB_MC_INDEX, 0xff);
|
||||
return ret;
|
||||
}
|
||||
|
||||
|
|
|
@ -1165,9 +1165,9 @@ do { \
|
|||
#define RS400_WRITE_MCIND( addr, val ) \
|
||||
do { \
|
||||
RADEON_WRITE( RS400_NB_MC_INDEX, \
|
||||
((addr) & 0x7f) | RS400_NB_MC_IND_WR_EN); \
|
||||
((addr) & 0xff) | RS400_NB_MC_IND_WR_EN); \
|
||||
RADEON_WRITE( RS400_NB_MC_DATA, (val) ); \
|
||||
RADEON_WRITE( RS400_NB_MC_INDEX, 0x7f ); \
|
||||
RADEON_WRITE( RS400_NB_MC_INDEX, 0xff ); \
|
||||
} while (0)
|
||||
|
||||
#define RS690_WRITE_MCIND( addr, val ) \
|
||||
|
|
Loading…
Reference in New Issue