geemili
/
drm
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

amdgpu: add vram_type and vram_bit_width for interface query 

Signed-off-by: Ken Wang <Qingqing.Wang@amd.com>
Reviewed-by: Jammy Zhou <Jammy.Zhou@amd.com>
main
Ken Wang 2015-06-03 17:15:29 +08:00 committed by Alex Deucher
parent fc9fc7dd11
commit 4bf29413a3
3 changed files with 19 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
amdgpu/amdgpu.h
View File

@ -516,6 +516,10 @@ struct amdgpu_gpu_info {
uint32_t cu_active_number; uint32_t cu_active_number;
uint32_t cu_ao_mask; uint32_t cu_ao_mask;
uint32_t cu_bitmap[4][4]; uint32_t cu_bitmap[4][4];
/* video memory type info*/
uint32_t vram_type;
/* video memory bit width*/
uint32_t vram_bit_width;
}; };

2
amdgpu/amdgpu_gpu_info.c
View File

@ -158,6 +158,8 @@ int amdgpu_query_gpu_info_init(amdgpu_device_handle dev)
dev->info.num_shader_engines = dev->dev_info.num_shader_engines; dev->info.num_shader_engines = dev->dev_info.num_shader_engines;
dev->info.num_shader_arrays_per_engine = dev->info.num_shader_arrays_per_engine =
dev->dev_info.num_shader_arrays_per_engine; dev->dev_info.num_shader_arrays_per_engine;
dev->info.vram_type = dev->dev_info.vram_type;
dev->info.vram_bit_width = dev->dev_info.vram_bit_width;
for (i = 0; i < (int)dev->info.num_shader_engines; i++) { for (i = 0; i < (int)dev->info.num_shader_engines; i++) {
unsigned instance = (i << AMDGPU_INFO_MMR_SE_INDEX_SHIFT) | unsigned instance = (i << AMDGPU_INFO_MMR_SE_INDEX_SHIFT) |

13
include/drm/amdgpu_drm.h
View File

@ -540,6 +540,15 @@ struct drm_amdgpu_info_firmware {
uint32_t feature; uint32_t feature;
}; };
#define AMDGPU_VRAM_TYPE_UNKNOWN 0
#define AMDGPU_VRAM_TYPE_GDDR1 1
#define AMDGPU_VRAM_TYPE_DDR2 2
#define AMDGPU_VRAM_TYPE_GDDR3 3
#define AMDGPU_VRAM_TYPE_GDDR4 4
#define AMDGPU_VRAM_TYPE_GDDR5 5
#define AMDGPU_VRAM_TYPE_HBM 6
#define AMDGPU_VRAM_TYPE_DDR3 7
struct drm_amdgpu_info_device { struct drm_amdgpu_info_device {
/** PCI Device ID */ /** PCI Device ID */
uint32_t device_id; uint32_t device_id;
@ -573,6 +582,10 @@ struct drm_amdgpu_info_device {
/** Page table entry - fragment size */ /** Page table entry - fragment size */
uint32_t pte_fragment_size; uint32_t pte_fragment_size;
uint32_t gart_page_size; uint32_t gart_page_size;
/** video memory type information*/
uint32_t vram_type;
/** video memory bit width*/
uint32_t vram_bit_width;
}; };
struct drm_amdgpu_info_hw_ip { struct drm_amdgpu_info_hw_ip {