intel: Add support for ADLP
Add ADLP platform support and PCIIDs Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com> Reviewed-by: Uma Shankar <uma.shankar@intel.com> Signed-off-by: Pankaj Bharadiya <pankaj.laxminarayan.bharadiya@intel.com> Signed-off-by: Caz Yokoyama <caz.yokoyama@intel.com> Signed-off-by: Anusha Srivatsa <anusha.srivatsa@intel.com> Signed-off-by: Tejas Upadhyay <tejaskumarx.surendrakumar.upadhyay@intel.com>main
parent
77b642b6de
commit
4c8365183e
|
@ -645,4 +645,25 @@
|
|||
INTEL_VGA_DEVICE(0x4692, info), \
|
||||
INTEL_VGA_DEVICE(0x4693, info)
|
||||
|
||||
/* ADL-P */
|
||||
#define INTEL_ADLP_IDS(info) \
|
||||
INTEL_VGA_DEVICE(0x46A0, info), \
|
||||
INTEL_VGA_DEVICE(0x46A1, info), \
|
||||
INTEL_VGA_DEVICE(0x46A2, info), \
|
||||
INTEL_VGA_DEVICE(0x46A3, info), \
|
||||
INTEL_VGA_DEVICE(0x46A6, info), \
|
||||
INTEL_VGA_DEVICE(0x46A8, info), \
|
||||
INTEL_VGA_DEVICE(0x46AA, info), \
|
||||
INTEL_VGA_DEVICE(0x462A, info), \
|
||||
INTEL_VGA_DEVICE(0x4626, info), \
|
||||
INTEL_VGA_DEVICE(0x4628, info), \
|
||||
INTEL_VGA_DEVICE(0x46B0, info), \
|
||||
INTEL_VGA_DEVICE(0x46B1, info), \
|
||||
INTEL_VGA_DEVICE(0x46B2, info), \
|
||||
INTEL_VGA_DEVICE(0x46B3, info), \
|
||||
INTEL_VGA_DEVICE(0x46C0, info), \
|
||||
INTEL_VGA_DEVICE(0x46C1, info), \
|
||||
INTEL_VGA_DEVICE(0x46C2, info), \
|
||||
INTEL_VGA_DEVICE(0x46C3, info)
|
||||
|
||||
#endif /* _I915_PCIIDS_H */
|
||||
|
|
|
@ -35,6 +35,7 @@ static const struct pci_device {
|
|||
uint16_t gen;
|
||||
} pciids[] = {
|
||||
/* Keep ids sorted by gen; latest gen first */
|
||||
INTEL_ADLP_IDS(12),
|
||||
INTEL_ADLS_IDS(12),
|
||||
INTEL_RKL_IDS(12),
|
||||
INTEL_DG1_IDS(12),
|
||||
|
|
Loading…
Reference in New Issue