tegra: Update for new UABI
This new UABI is a more modern version that works better with both old and recent chips. Reviewed-by: Mikko Perttunen <mperttunen@nvidia.com> Signed-off-by: Thierry Reding <treding@nvidia.com>main
Thierry Reding
parent
37e9695d51
commit
5f920e61c8
|
|
@ -1,27 +1,8 @@
|
||||||
/*
|
/* SPDX-License-Identifier: MIT */
|
||||||
* Copyright (c) 2012-2013, NVIDIA CORPORATION. All rights reserved.
|
/* Copyright (c) 2012-2020 NVIDIA Corporation */
|
||||||
*
|
|
||||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
||||||
* copy of this software and associated documentation files (the "Software"),
|
|
||||||
* to deal in the Software without restriction, including without limitation
|
|
||||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
||||||
* and/or sell copies of the Software, and to permit persons to whom the
|
|
||||||
* Software is furnished to do so, subject to the following conditions:
|
|
||||||
*
|
|
||||||
* The above copyright notice and this permission notice shall be included in
|
|
||||||
* all copies or substantial portions of the Software.
|
|
||||||
*
|
|
||||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
||||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
||||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
||||||
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
||||||
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
||||||
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
||||||
* OTHER DEALINGS IN THE SOFTWARE.
|
|
||||||
*/
|
|
||||||
|
|
||||||
#ifndef _TEGRA_DRM_H_
|
#ifndef _UAPI_TEGRA_DRM_H_
|
||||||
#define _TEGRA_DRM_H_
|
#define _UAPI_TEGRA_DRM_H_
|
||||||
|
|
||||||
#include "drm.h"
|
#include "drm.h"
|
||||||
|
|
||||||
|
|
@ -29,6 +10,8 @@
|
||||||
extern "C" {
|
extern "C" {
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
/* Tegra DRM legacy UAPI. Only enabled with STAGING */
|
||||||
|
|
||||||
#define DRM_TEGRA_GEM_CREATE_TILED (1 << 0)
|
#define DRM_TEGRA_GEM_CREATE_TILED (1 << 0)
|
||||||
#define DRM_TEGRA_GEM_CREATE_BOTTOM_UP (1 << 1)
|
#define DRM_TEGRA_GEM_CREATE_BOTTOM_UP (1 << 1)
|
||||||
|
|
||||||
|
|
@ -649,8 +632,8 @@ struct drm_tegra_gem_get_flags {
|
||||||
#define DRM_TEGRA_SYNCPT_READ 0x02
|
#define DRM_TEGRA_SYNCPT_READ 0x02
|
||||||
#define DRM_TEGRA_SYNCPT_INCR 0x03
|
#define DRM_TEGRA_SYNCPT_INCR 0x03
|
||||||
#define DRM_TEGRA_SYNCPT_WAIT 0x04
|
#define DRM_TEGRA_SYNCPT_WAIT 0x04
|
||||||
#define DRM_TEGRA_OPEN_CHANNEL 0x05
|
#define DRM_TEGRA_OPEN_CHANNEL 0x05
|
||||||
#define DRM_TEGRA_CLOSE_CHANNEL 0x06
|
#define DRM_TEGRA_CLOSE_CHANNEL 0x06
|
||||||
#define DRM_TEGRA_GET_SYNCPT 0x07
|
#define DRM_TEGRA_GET_SYNCPT 0x07
|
||||||
#define DRM_TEGRA_SUBMIT 0x08
|
#define DRM_TEGRA_SUBMIT 0x08
|
||||||
#define DRM_TEGRA_GET_SYNCPT_BASE 0x09
|
#define DRM_TEGRA_GET_SYNCPT_BASE 0x09
|
||||||
|
|
@ -674,6 +657,402 @@ struct drm_tegra_gem_get_flags {
|
||||||
#define DRM_IOCTL_TEGRA_GEM_SET_FLAGS DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_SET_FLAGS, struct drm_tegra_gem_set_flags)
|
#define DRM_IOCTL_TEGRA_GEM_SET_FLAGS DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_SET_FLAGS, struct drm_tegra_gem_set_flags)
|
||||||
#define DRM_IOCTL_TEGRA_GEM_GET_FLAGS DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_GET_FLAGS, struct drm_tegra_gem_get_flags)
|
#define DRM_IOCTL_TEGRA_GEM_GET_FLAGS DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_GET_FLAGS, struct drm_tegra_gem_get_flags)
|
||||||
|
|
||||||
|
/* New Tegra DRM UAPI */
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Reported by the driver in the `capabilities` field.
|
||||||
|
*
|
||||||
|
* DRM_TEGRA_CHANNEL_CAP_CACHE_COHERENT: If set, the engine is cache coherent
|
||||||
|
* with regard to the system memory.
|
||||||
|
*/
|
||||||
|
#define DRM_TEGRA_CHANNEL_CAP_CACHE_COHERENT (1 << 0)
|
||||||
|
|
||||||
|
struct drm_tegra_channel_open {
|
||||||
|
/**
|
||||||
|
* @host1x_class: [in]
|
||||||
|
*
|
||||||
|
* Host1x class of the engine that will be programmed using this
|
||||||
|
* channel.
|
||||||
|
*/
|
||||||
|
__u32 host1x_class;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @flags: [in]
|
||||||
|
*
|
||||||
|
* Flags.
|
||||||
|
*/
|
||||||
|
__u32 flags;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @context: [out]
|
||||||
|
*
|
||||||
|
* Opaque identifier corresponding to the opened channel.
|
||||||
|
*/
|
||||||
|
__u32 context;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @version: [out]
|
||||||
|
*
|
||||||
|
* Version of the engine hardware. This can be used by userspace
|
||||||
|
* to determine how the engine needs to be programmed.
|
||||||
|
*/
|
||||||
|
__u32 version;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @capabilities: [out]
|
||||||
|
*
|
||||||
|
* Flags describing the hardware capabilities.
|
||||||
|
*/
|
||||||
|
__u32 capabilities;
|
||||||
|
__u32 padding;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct drm_tegra_channel_close {
|
||||||
|
/**
|
||||||
|
* @context: [in]
|
||||||
|
*
|
||||||
|
* Identifier of the channel to close.
|
||||||
|
*/
|
||||||
|
__u32 context;
|
||||||
|
__u32 padding;
|
||||||
|
};
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Mapping flags that can be used to influence how the mapping is created.
|
||||||
|
*
|
||||||
|
* DRM_TEGRA_CHANNEL_MAP_READ: create mapping that allows HW read access
|
||||||
|
* DRM_TEGRA_CHANNEL_MAP_WRITE: create mapping that allows HW write access
|
||||||
|
*/
|
||||||
|
#define DRM_TEGRA_CHANNEL_MAP_READ (1 << 0)
|
||||||
|
#define DRM_TEGRA_CHANNEL_MAP_WRITE (1 << 1)
|
||||||
|
#define DRM_TEGRA_CHANNEL_MAP_READ_WRITE (DRM_TEGRA_CHANNEL_MAP_READ | \
|
||||||
|
DRM_TEGRA_CHANNEL_MAP_WRITE)
|
||||||
|
|
||||||
|
struct drm_tegra_channel_map {
|
||||||
|
/**
|
||||||
|
* @context: [in]
|
||||||
|
*
|
||||||
|
* Identifier of the channel to which make memory available for.
|
||||||
|
*/
|
||||||
|
__u32 context;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @handle: [in]
|
||||||
|
*
|
||||||
|
* GEM handle of the memory to map.
|
||||||
|
*/
|
||||||
|
__u32 handle;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @flags: [in]
|
||||||
|
*
|
||||||
|
* Flags.
|
||||||
|
*/
|
||||||
|
__u32 flags;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @mapping: [out]
|
||||||
|
*
|
||||||
|
* Identifier corresponding to the mapping, to be used for
|
||||||
|
* relocations or unmapping later.
|
||||||
|
*/
|
||||||
|
__u32 mapping;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct drm_tegra_channel_unmap {
|
||||||
|
/**
|
||||||
|
* @context: [in]
|
||||||
|
*
|
||||||
|
* Channel identifier of the channel to unmap memory from.
|
||||||
|
*/
|
||||||
|
__u32 context;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @mapping: [in]
|
||||||
|
*
|
||||||
|
* Mapping identifier of the memory mapping to unmap.
|
||||||
|
*/
|
||||||
|
__u32 mapping;
|
||||||
|
};
|
||||||
|
|
||||||
|
/* Submission */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* Specify that bit 39 of the patched-in address should be set to switch
|
||||||
|
* swizzling between Tegra and non-Tegra sector layout on systems that store
|
||||||
|
* surfaces in system memory in non-Tegra sector layout.
|
||||||
|
*/
|
||||||
|
#define DRM_TEGRA_SUBMIT_RELOC_SECTOR_LAYOUT (1 << 0)
|
||||||
|
|
||||||
|
struct drm_tegra_submit_buf {
|
||||||
|
/**
|
||||||
|
* @mapping: [in]
|
||||||
|
*
|
||||||
|
* Identifier of the mapping to use in the submission.
|
||||||
|
*/
|
||||||
|
__u32 mapping;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @flags: [in]
|
||||||
|
*
|
||||||
|
* Flags.
|
||||||
|
*/
|
||||||
|
__u32 flags;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* Information for relocation patching.
|
||||||
|
*/
|
||||||
|
struct {
|
||||||
|
/**
|
||||||
|
* @target_offset: [in]
|
||||||
|
*
|
||||||
|
* Offset from the start of the mapping of the data whose
|
||||||
|
* address is to be patched into the gather.
|
||||||
|
*/
|
||||||
|
__u64 target_offset;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @gather_offset_words: [in]
|
||||||
|
*
|
||||||
|
* Offset in words from the start of the gather data to
|
||||||
|
* where the address should be patched into.
|
||||||
|
*/
|
||||||
|
__u32 gather_offset_words;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @shift: [in]
|
||||||
|
*
|
||||||
|
* Number of bits the address should be shifted right before
|
||||||
|
* patching in.
|
||||||
|
*/
|
||||||
|
__u32 shift;
|
||||||
|
} reloc;
|
||||||
|
};
|
||||||
|
|
||||||
|
/**
|
||||||
|
* Execute `words` words of Host1x opcodes specified in the `gather_data_ptr`
|
||||||
|
* buffer. Each GATHER_UPTR command uses successive words from the buffer.
|
||||||
|
*/
|
||||||
|
#define DRM_TEGRA_SUBMIT_CMD_GATHER_UPTR 0
|
||||||
|
/**
|
||||||
|
* Wait for a syncpoint to reach a value before continuing with further
|
||||||
|
* commands.
|
||||||
|
*/
|
||||||
|
#define DRM_TEGRA_SUBMIT_CMD_WAIT_SYNCPT 1
|
||||||
|
/**
|
||||||
|
* Wait for a syncpoint to reach a value before continuing with further
|
||||||
|
* commands. The threshold is calculated relative to the start of the job.
|
||||||
|
*/
|
||||||
|
#define DRM_TEGRA_SUBMIT_CMD_WAIT_SYNCPT_RELATIVE 2
|
||||||
|
|
||||||
|
struct drm_tegra_submit_cmd_gather_uptr {
|
||||||
|
__u32 words;
|
||||||
|
__u32 reserved[3];
|
||||||
|
};
|
||||||
|
|
||||||
|
struct drm_tegra_submit_cmd_wait_syncpt {
|
||||||
|
__u32 id;
|
||||||
|
__u32 value;
|
||||||
|
__u32 reserved[2];
|
||||||
|
};
|
||||||
|
|
||||||
|
struct drm_tegra_submit_cmd {
|
||||||
|
/**
|
||||||
|
* @type: [in]
|
||||||
|
*
|
||||||
|
* Command type to execute. One of the DRM_TEGRA_SUBMIT_CMD*
|
||||||
|
* defines.
|
||||||
|
*/
|
||||||
|
__u32 type;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @flags: [in]
|
||||||
|
*
|
||||||
|
* Flags.
|
||||||
|
*/
|
||||||
|
__u32 flags;
|
||||||
|
|
||||||
|
union {
|
||||||
|
struct drm_tegra_submit_cmd_gather_uptr gather_uptr;
|
||||||
|
struct drm_tegra_submit_cmd_wait_syncpt wait_syncpt;
|
||||||
|
__u32 reserved[4];
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
struct drm_tegra_submit_syncpt {
|
||||||
|
/**
|
||||||
|
* @id: [in]
|
||||||
|
*
|
||||||
|
* ID of the syncpoint that the job will increment.
|
||||||
|
*/
|
||||||
|
__u32 id;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @flags: [in]
|
||||||
|
*
|
||||||
|
* Flags.
|
||||||
|
*/
|
||||||
|
__u32 flags;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @increments: [in]
|
||||||
|
*
|
||||||
|
* Number of times the job will increment this syncpoint.
|
||||||
|
*/
|
||||||
|
__u32 increments;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @value: [out]
|
||||||
|
*
|
||||||
|
* Value the syncpoint will have once the job has completed all
|
||||||
|
* its specified syncpoint increments.
|
||||||
|
*
|
||||||
|
* Note that the kernel may increment the syncpoint before or after
|
||||||
|
* the job. These increments are not reflected in this field.
|
||||||
|
*
|
||||||
|
* If the job hangs or times out, not all of the increments may
|
||||||
|
* get executed.
|
||||||
|
*/
|
||||||
|
__u32 value;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct drm_tegra_channel_submit {
|
||||||
|
/**
|
||||||
|
* @context: [in]
|
||||||
|
*
|
||||||
|
* Identifier of the channel to submit this job to.
|
||||||
|
*/
|
||||||
|
__u32 context;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @num_bufs: [in]
|
||||||
|
*
|
||||||
|
* Number of elements in the `bufs_ptr` array.
|
||||||
|
*/
|
||||||
|
__u32 num_bufs;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @num_cmds: [in]
|
||||||
|
*
|
||||||
|
* Number of elements in the `cmds_ptr` array.
|
||||||
|
*/
|
||||||
|
__u32 num_cmds;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @gather_data_words: [in]
|
||||||
|
*
|
||||||
|
* Number of 32-bit words in the `gather_data_ptr` array.
|
||||||
|
*/
|
||||||
|
__u32 gather_data_words;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @bufs_ptr: [in]
|
||||||
|
*
|
||||||
|
* Pointer to an array of drm_tegra_submit_buf structures.
|
||||||
|
*/
|
||||||
|
__u64 bufs_ptr;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @cmds_ptr: [in]
|
||||||
|
*
|
||||||
|
* Pointer to an array of drm_tegra_submit_cmd structures.
|
||||||
|
*/
|
||||||
|
__u64 cmds_ptr;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @gather_data_ptr: [in]
|
||||||
|
*
|
||||||
|
* Pointer to an array of Host1x opcodes to be used by GATHER_UPTR
|
||||||
|
* commands.
|
||||||
|
*/
|
||||||
|
__u64 gather_data_ptr;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @syncobj_in: [in]
|
||||||
|
*
|
||||||
|
* Handle for DRM syncobj that will be waited before submission.
|
||||||
|
* Ignored if zero.
|
||||||
|
*/
|
||||||
|
__u32 syncobj_in;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @syncobj_out: [in]
|
||||||
|
*
|
||||||
|
* Handle for DRM syncobj that will have its fence replaced with
|
||||||
|
* the job's completion fence. Ignored if zero.
|
||||||
|
*/
|
||||||
|
__u32 syncobj_out;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @syncpt_incr: [in,out]
|
||||||
|
*
|
||||||
|
* Information about the syncpoint the job will increment.
|
||||||
|
*/
|
||||||
|
struct drm_tegra_submit_syncpt syncpt;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct drm_tegra_syncpoint_allocate {
|
||||||
|
/**
|
||||||
|
* @id: [out]
|
||||||
|
*
|
||||||
|
* ID of allocated syncpoint.
|
||||||
|
*/
|
||||||
|
__u32 id;
|
||||||
|
__u32 padding;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct drm_tegra_syncpoint_free {
|
||||||
|
/**
|
||||||
|
* @id: [in]
|
||||||
|
*
|
||||||
|
* ID of syncpoint to free.
|
||||||
|
*/
|
||||||
|
__u32 id;
|
||||||
|
__u32 padding;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct drm_tegra_syncpoint_wait {
|
||||||
|
/**
|
||||||
|
* @timeout: [in]
|
||||||
|
*
|
||||||
|
* Absolute timestamp at which the wait will time out.
|
||||||
|
*/
|
||||||
|
__s64 timeout_ns;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @id: [in]
|
||||||
|
*
|
||||||
|
* ID of syncpoint to wait on.
|
||||||
|
*/
|
||||||
|
__u32 id;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @threshold: [in]
|
||||||
|
*
|
||||||
|
* Threshold to wait for.
|
||||||
|
*/
|
||||||
|
__u32 threshold;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @value: [out]
|
||||||
|
*
|
||||||
|
* Value of the syncpoint upon wait completion.
|
||||||
|
*/
|
||||||
|
__u32 value;
|
||||||
|
|
||||||
|
__u32 padding;
|
||||||
|
};
|
||||||
|
|
||||||
|
#define DRM_IOCTL_TEGRA_CHANNEL_OPEN DRM_IOWR(DRM_COMMAND_BASE + 0x10, struct drm_tegra_channel_open)
|
||||||
|
#define DRM_IOCTL_TEGRA_CHANNEL_CLOSE DRM_IOWR(DRM_COMMAND_BASE + 0x11, struct drm_tegra_channel_close)
|
||||||
|
#define DRM_IOCTL_TEGRA_CHANNEL_MAP DRM_IOWR(DRM_COMMAND_BASE + 0x12, struct drm_tegra_channel_map)
|
||||||
|
#define DRM_IOCTL_TEGRA_CHANNEL_UNMAP DRM_IOWR(DRM_COMMAND_BASE + 0x13, struct drm_tegra_channel_unmap)
|
||||||
|
#define DRM_IOCTL_TEGRA_CHANNEL_SUBMIT DRM_IOWR(DRM_COMMAND_BASE + 0x14, struct drm_tegra_channel_submit)
|
||||||
|
|
||||||
|
#define DRM_IOCTL_TEGRA_SYNCPOINT_ALLOCATE DRM_IOWR(DRM_COMMAND_BASE + 0x20, struct drm_tegra_syncpoint_allocate)
|
||||||
|
#define DRM_IOCTL_TEGRA_SYNCPOINT_FREE DRM_IOWR(DRM_COMMAND_BASE + 0x21, struct drm_tegra_syncpoint_free)
|
||||||
|
#define DRM_IOCTL_TEGRA_SYNCPOINT_WAIT DRM_IOWR(DRM_COMMAND_BASE + 0x22, struct drm_tegra_syncpoint_wait)
|
||||||
|
|
||||||
#if defined(__cplusplus)
|
#if defined(__cplusplus)
|
||||||
}
|
}
|
||||||
#endif
|
#endif
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue