intel: Merge latest i915_drm.h
The main incentive to do this is to get I915_PARAM_REVISION. v2: Rebase on top of some changes that were made to the header without copying the whole file from the kernel source. Reviewed-by: Damien Lespiau <damien.lespiau@intel.com> Signed-off-by: Neil Roberts <neil@linux.intel.com> Signed-off-by: Damien Lespiau <damien.lespiau@intel.com>main
parent
5f7b6723e1
commit
8576527cfa
|
@ -224,6 +224,8 @@ typedef struct _drm_i915_sarea {
|
||||||
#define DRM_I915_REG_READ 0x31
|
#define DRM_I915_REG_READ 0x31
|
||||||
#define DRM_I915_GET_RESET_STATS 0x32
|
#define DRM_I915_GET_RESET_STATS 0x32
|
||||||
#define DRM_I915_GEM_USERPTR 0x33
|
#define DRM_I915_GEM_USERPTR 0x33
|
||||||
|
#define DRM_I915_GEM_CONTEXT_GETPARAM 0x34
|
||||||
|
#define DRM_I915_GEM_CONTEXT_SETPARAM 0x35
|
||||||
|
|
||||||
#define DRM_IOCTL_I915_INIT DRM_IOW( DRM_COMMAND_BASE + DRM_I915_INIT, drm_i915_init_t)
|
#define DRM_IOCTL_I915_INIT DRM_IOW( DRM_COMMAND_BASE + DRM_I915_INIT, drm_i915_init_t)
|
||||||
#define DRM_IOCTL_I915_FLUSH DRM_IO ( DRM_COMMAND_BASE + DRM_I915_FLUSH)
|
#define DRM_IOCTL_I915_FLUSH DRM_IO ( DRM_COMMAND_BASE + DRM_I915_FLUSH)
|
||||||
|
@ -274,7 +276,9 @@ typedef struct _drm_i915_sarea {
|
||||||
#define DRM_IOCTL_I915_GEM_CONTEXT_DESTROY DRM_IOW (DRM_COMMAND_BASE + DRM_I915_GEM_CONTEXT_DESTROY, struct drm_i915_gem_context_destroy)
|
#define DRM_IOCTL_I915_GEM_CONTEXT_DESTROY DRM_IOW (DRM_COMMAND_BASE + DRM_I915_GEM_CONTEXT_DESTROY, struct drm_i915_gem_context_destroy)
|
||||||
#define DRM_IOCTL_I915_REG_READ DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_REG_READ, struct drm_i915_reg_read)
|
#define DRM_IOCTL_I915_REG_READ DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_REG_READ, struct drm_i915_reg_read)
|
||||||
#define DRM_IOCTL_I915_GET_RESET_STATS DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GET_RESET_STATS, struct drm_i915_reset_stats)
|
#define DRM_IOCTL_I915_GET_RESET_STATS DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GET_RESET_STATS, struct drm_i915_reset_stats)
|
||||||
#define DRM_IOCTL_I915_GEM_USERPTR DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_USERPTR, struct drm_i915_gem_userptr)
|
#define DRM_IOCTL_I915_GEM_USERPTR DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GEM_USERPTR, struct drm_i915_gem_userptr)
|
||||||
|
#define DRM_IOCTL_I915_GEM_CONTEXT_GETPARAM DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GEM_CONTEXT_GETPARAM, struct drm_i915_gem_context_param)
|
||||||
|
#define DRM_IOCTL_I915_GEM_CONTEXT_SETPARAM DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GEM_CONTEXT_SETPARAM, struct drm_i915_gem_context_param)
|
||||||
|
|
||||||
/* Allow drivers to submit batchbuffers directly to hardware, relying
|
/* Allow drivers to submit batchbuffers directly to hardware, relying
|
||||||
* on the security mechanisms provided by hardware.
|
* on the security mechanisms provided by hardware.
|
||||||
|
@ -340,6 +344,10 @@ typedef struct drm_i915_irq_wait {
|
||||||
#define I915_PARAM_HAS_EXEC_HANDLE_LUT 26
|
#define I915_PARAM_HAS_EXEC_HANDLE_LUT 26
|
||||||
#define I915_PARAM_HAS_WT 27
|
#define I915_PARAM_HAS_WT 27
|
||||||
#define I915_PARAM_CMD_PARSER_VERSION 28
|
#define I915_PARAM_CMD_PARSER_VERSION 28
|
||||||
|
#define I915_PARAM_HAS_COHERENT_PHYS_GTT 29
|
||||||
|
#define I915_PARAM_MMAP_VERSION 30
|
||||||
|
#define I915_PARAM_HAS_BSD2 31
|
||||||
|
#define I915_PARAM_REVISION 32
|
||||||
#define I915_PARAM_SUBSLICE_TOTAL 33
|
#define I915_PARAM_SUBSLICE_TOTAL 33
|
||||||
#define I915_PARAM_EU_TOTAL 34
|
#define I915_PARAM_EU_TOTAL 34
|
||||||
|
|
||||||
|
@ -489,6 +497,14 @@ struct drm_i915_gem_mmap {
|
||||||
* This is a fixed-size type for 32/64 compatibility.
|
* This is a fixed-size type for 32/64 compatibility.
|
||||||
*/
|
*/
|
||||||
__u64 addr_ptr;
|
__u64 addr_ptr;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* Flags for extended behaviour.
|
||||||
|
*
|
||||||
|
* Added in version 2.
|
||||||
|
*/
|
||||||
|
__u64 flags;
|
||||||
|
#define I915_MMAP_WC 0x1
|
||||||
};
|
};
|
||||||
|
|
||||||
struct drm_i915_gem_mmap_gtt {
|
struct drm_i915_gem_mmap_gtt {
|
||||||
|
@ -738,7 +754,13 @@ struct drm_i915_gem_execbuffer2 {
|
||||||
*/
|
*/
|
||||||
#define I915_EXEC_HANDLE_LUT (1<<12)
|
#define I915_EXEC_HANDLE_LUT (1<<12)
|
||||||
|
|
||||||
#define __I915_EXEC_UNKNOWN_FLAGS -(I915_EXEC_HANDLE_LUT<<1)
|
/** Used for switching BSD rings on the platforms with two BSD rings */
|
||||||
|
#define I915_EXEC_BSD_MASK (3<<13)
|
||||||
|
#define I915_EXEC_BSD_DEFAULT (0<<13) /* default ping-pong mode */
|
||||||
|
#define I915_EXEC_BSD_RING1 (1<<13)
|
||||||
|
#define I915_EXEC_BSD_RING2 (2<<13)
|
||||||
|
|
||||||
|
#define __I915_EXEC_UNKNOWN_FLAGS -(1<<15)
|
||||||
|
|
||||||
#define I915_EXEC_CONTEXT_ID_MASK (0xffffffff)
|
#define I915_EXEC_CONTEXT_ID_MASK (0xffffffff)
|
||||||
#define i915_execbuffer2_set_context_id(eb2, context) \
|
#define i915_execbuffer2_set_context_id(eb2, context) \
|
||||||
|
@ -878,6 +900,12 @@ struct drm_i915_gem_get_tiling {
|
||||||
* mmap mapping.
|
* mmap mapping.
|
||||||
*/
|
*/
|
||||||
__u32 swizzle_mode;
|
__u32 swizzle_mode;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* Returned address bit 6 swizzling required for CPU access through
|
||||||
|
* mmap mapping whilst bound.
|
||||||
|
*/
|
||||||
|
__u32 phys_swizzle_mode;
|
||||||
};
|
};
|
||||||
|
|
||||||
struct drm_i915_gem_get_aperture {
|
struct drm_i915_gem_get_aperture {
|
||||||
|
@ -1068,4 +1096,12 @@ struct drm_i915_gem_userptr {
|
||||||
__u32 handle;
|
__u32 handle;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
struct drm_i915_gem_context_param {
|
||||||
|
__u32 ctx_id;
|
||||||
|
__u32 size;
|
||||||
|
__u64 param;
|
||||||
|
#define I915_CONTEXT_PARAM_BAN_PERIOD 0x1
|
||||||
|
__u64 value;
|
||||||
|
};
|
||||||
|
|
||||||
#endif /* _I915_DRM_H_ */
|
#endif /* _I915_DRM_H_ */
|
||||||
|
|
Loading…
Reference in New Issue