Some info on NV40's RAMFC
parent
93fee5cf22
commit
95486bbde0
|
@ -178,4 +178,26 @@
|
||||||
#define NV03_FIFO_CMD_JUMP_OFFSET_MASK 0x1ffffffc
|
#define NV03_FIFO_CMD_JUMP_OFFSET_MASK 0x1ffffffc
|
||||||
#define NV03_FIFO_CMD_REWIND (NV03_FIFO_CMD_JUMP | (0 & NV03_FIFO_CMD_JUMP_OFFSET_MASK))
|
#define NV03_FIFO_CMD_REWIND (NV03_FIFO_CMD_JUMP | (0 & NV03_FIFO_CMD_JUMP_OFFSET_MASK))
|
||||||
|
|
||||||
|
/* RAMFC offsets */
|
||||||
|
#define NV40_RAMFC_DMA_PUT 0x00
|
||||||
|
#define NV40_RAMFC_DMA_GET 0x04
|
||||||
|
#define NV40_RAMFC_REF_CNT 0x08
|
||||||
|
#define NV40_RAMFC_DMA_INSTANCE 0x0C
|
||||||
|
#define NV40_RAMFC_DMA_DCOUNT /* ? */ 0x10
|
||||||
|
#define NV40_RAMFC_DMA_STATE 0x14
|
||||||
|
#define NV40_RAMFC_DMA_FETCH 0x18
|
||||||
|
#define NV40_RAMFC_ENGINE 0x1C
|
||||||
|
#define NV40_RAMFC_PULL1_ENGINE 0x20
|
||||||
|
#define NV40_RAMFC_ACQUIRE_VALUE 0x24
|
||||||
|
#define NV40_RAMFC_ACQUIRE_TIMESTAMP 0x28
|
||||||
|
#define NV40_RAMFC_ACQUIRE_TIMEOUT 0x2C
|
||||||
|
#define NV40_RAMFC_SEMAPHORE 0x30
|
||||||
|
#define NV40_RAMFC_DMA_SUBROUTINE 0x34
|
||||||
|
#define NV40_RAMFC_GRCTX_INSTANCE_32E0 /* guess */ 0x38
|
||||||
|
#define NV40_RAMFC_DMA_TIMESLICE 0x3C
|
||||||
|
#define NV40_RAMFC_UNK_40 0x40
|
||||||
|
#define NV40_RAMFC_UNK_44 0x44
|
||||||
|
#define NV40_RAMFC_UNK_48 0x48
|
||||||
|
#define NV40_RAMFC_2088 0x4C
|
||||||
|
#define NV40_RAMFC_3300 0x50
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue