fix up radeon whitespace
Dave Airlie
parent
cc1a4dd856
commit
97528041df
|
|
@ -35,7 +35,8 @@
|
||||||
#include "radeon_drm.h"
|
#include "radeon_drm.h"
|
||||||
#include "radeon_drv.h"
|
#include "radeon_drv.h"
|
||||||
|
|
||||||
static __inline__ u32 radeon_acknowledge_irqs(drm_radeon_private_t * dev_priv, u32 mask)
|
static __inline__ u32 radeon_acknowledge_irqs(drm_radeon_private_t * dev_priv,
|
||||||
|
u32 mask)
|
||||||
{
|
{
|
||||||
u32 irqs = RADEON_READ(RADEON_GEN_INT_STATUS) & mask;
|
u32 irqs = RADEON_READ(RADEON_GEN_INT_STATUS) & mask;
|
||||||
if (irqs)
|
if (irqs)
|
||||||
|
|
|
||||||
|
|
@ -499,109 +499,103 @@ static struct {
|
||||||
int len;
|
int len;
|
||||||
const char *name;
|
const char *name;
|
||||||
} packet[RADEON_MAX_STATE_PACKETS] = {
|
} packet[RADEON_MAX_STATE_PACKETS] = {
|
||||||
{
|
{RADEON_PP_MISC, 7, "RADEON_PP_MISC"},
|
||||||
RADEON_PP_MISC, 7, "RADEON_PP_MISC"}, {
|
{RADEON_PP_CNTL, 3, "RADEON_PP_CNTL"},
|
||||||
RADEON_PP_CNTL, 3, "RADEON_PP_CNTL"}, {
|
{RADEON_RB3D_COLORPITCH, 1, "RADEON_RB3D_COLORPITCH"},
|
||||||
RADEON_RB3D_COLORPITCH, 1, "RADEON_RB3D_COLORPITCH"}, {
|
{RADEON_RE_LINE_PATTERN, 2, "RADEON_RE_LINE_PATTERN"},
|
||||||
RADEON_RE_LINE_PATTERN, 2, "RADEON_RE_LINE_PATTERN"}, {
|
{RADEON_SE_LINE_WIDTH, 1, "RADEON_SE_LINE_WIDTH"},
|
||||||
RADEON_SE_LINE_WIDTH, 1, "RADEON_SE_LINE_WIDTH"}, {
|
{RADEON_PP_LUM_MATRIX, 1, "RADEON_PP_LUM_MATRIX"},
|
||||||
RADEON_PP_LUM_MATRIX, 1, "RADEON_PP_LUM_MATRIX"}, {
|
{RADEON_PP_ROT_MATRIX_0, 2, "RADEON_PP_ROT_MATRIX_0"},
|
||||||
RADEON_PP_ROT_MATRIX_0, 2, "RADEON_PP_ROT_MATRIX_0"}, {
|
{RADEON_RB3D_STENCILREFMASK, 3, "RADEON_RB3D_STENCILREFMASK"},
|
||||||
RADEON_RB3D_STENCILREFMASK, 3, "RADEON_RB3D_STENCILREFMASK"}, {
|
{RADEON_SE_VPORT_XSCALE, 6, "RADEON_SE_VPORT_XSCALE"},
|
||||||
RADEON_SE_VPORT_XSCALE, 6, "RADEON_SE_VPORT_XSCALE"}, {
|
{RADEON_SE_CNTL, 2, "RADEON_SE_CNTL"},
|
||||||
RADEON_SE_CNTL, 2, "RADEON_SE_CNTL"}, {
|
{RADEON_SE_CNTL_STATUS, 1, "RADEON_SE_CNTL_STATUS"},
|
||||||
RADEON_SE_CNTL_STATUS, 1, "RADEON_SE_CNTL_STATUS"}, {
|
{RADEON_RE_MISC, 1, "RADEON_RE_MISC"},
|
||||||
RADEON_RE_MISC, 1, "RADEON_RE_MISC"}, {
|
{RADEON_PP_TXFILTER_0, 6, "RADEON_PP_TXFILTER_0"},
|
||||||
RADEON_PP_TXFILTER_0, 6, "RADEON_PP_TXFILTER_0"}, {
|
{RADEON_PP_BORDER_COLOR_0, 1, "RADEON_PP_BORDER_COLOR_0"},
|
||||||
RADEON_PP_BORDER_COLOR_0, 1, "RADEON_PP_BORDER_COLOR_0"}, {
|
{RADEON_PP_TXFILTER_1, 6, "RADEON_PP_TXFILTER_1"},
|
||||||
RADEON_PP_TXFILTER_1, 6, "RADEON_PP_TXFILTER_1"}, {
|
{RADEON_PP_BORDER_COLOR_1, 1, "RADEON_PP_BORDER_COLOR_1"},
|
||||||
RADEON_PP_BORDER_COLOR_1, 1, "RADEON_PP_BORDER_COLOR_1"}, {
|
{RADEON_PP_TXFILTER_2, 6, "RADEON_PP_TXFILTER_2"},
|
||||||
RADEON_PP_TXFILTER_2, 6, "RADEON_PP_TXFILTER_2"}, {
|
{RADEON_PP_BORDER_COLOR_2, 1, "RADEON_PP_BORDER_COLOR_2"},
|
||||||
RADEON_PP_BORDER_COLOR_2, 1, "RADEON_PP_BORDER_COLOR_2"}, {
|
{RADEON_SE_ZBIAS_FACTOR, 2, "RADEON_SE_ZBIAS_FACTOR"},
|
||||||
RADEON_SE_ZBIAS_FACTOR, 2, "RADEON_SE_ZBIAS_FACTOR"}, {
|
{RADEON_SE_TCL_OUTPUT_VTX_FMT, 11, "RADEON_SE_TCL_OUTPUT_VTX_FMT"},
|
||||||
RADEON_SE_TCL_OUTPUT_VTX_FMT, 11, "RADEON_SE_TCL_OUTPUT_VTX_FMT"}, {
|
{RADEON_SE_TCL_MATERIAL_EMMISSIVE_RED, 17,
|
||||||
RADEON_SE_TCL_MATERIAL_EMMISSIVE_RED, 17,
|
"RADEON_SE_TCL_MATERIAL_EMMISSIVE_RED"},
|
||||||
"RADEON_SE_TCL_MATERIAL_EMMISSIVE_RED"}, {
|
{R200_PP_TXCBLEND_0, 4, "R200_PP_TXCBLEND_0"},
|
||||||
R200_PP_TXCBLEND_0, 4, "R200_PP_TXCBLEND_0"}, {
|
{R200_PP_TXCBLEND_1, 4, "R200_PP_TXCBLEND_1"},
|
||||||
R200_PP_TXCBLEND_1, 4, "R200_PP_TXCBLEND_1"}, {
|
{R200_PP_TXCBLEND_2, 4, "R200_PP_TXCBLEND_2"},
|
||||||
R200_PP_TXCBLEND_2, 4, "R200_PP_TXCBLEND_2"}, {
|
{R200_PP_TXCBLEND_3, 4, "R200_PP_TXCBLEND_3"},
|
||||||
R200_PP_TXCBLEND_3, 4, "R200_PP_TXCBLEND_3"}, {
|
{R200_PP_TXCBLEND_4, 4, "R200_PP_TXCBLEND_4"},
|
||||||
R200_PP_TXCBLEND_4, 4, "R200_PP_TXCBLEND_4"}, {
|
{R200_PP_TXCBLEND_5, 4, "R200_PP_TXCBLEND_5"},
|
||||||
R200_PP_TXCBLEND_5, 4, "R200_PP_TXCBLEND_5"}, {
|
{R200_PP_TXCBLEND_6, 4, "R200_PP_TXCBLEND_6"},
|
||||||
R200_PP_TXCBLEND_6, 4, "R200_PP_TXCBLEND_6"}, {
|
{R200_PP_TXCBLEND_7, 4, "R200_PP_TXCBLEND_7"},
|
||||||
R200_PP_TXCBLEND_7, 4, "R200_PP_TXCBLEND_7"}, {
|
{R200_SE_TCL_LIGHT_MODEL_CTL_0, 6, "R200_SE_TCL_LIGHT_MODEL_CTL_0"},
|
||||||
R200_SE_TCL_LIGHT_MODEL_CTL_0, 6, "R200_SE_TCL_LIGHT_MODEL_CTL_0"},
|
{R200_PP_TFACTOR_0, 6, "R200_PP_TFACTOR_0"},
|
||||||
{
|
{R200_SE_VTX_FMT_0, 4, "R200_SE_VTX_FMT_0"},
|
||||||
R200_PP_TFACTOR_0, 6, "R200_PP_TFACTOR_0"}, {
|
{R200_SE_VAP_CNTL, 1, "R200_SE_VAP_CNTL"},
|
||||||
R200_SE_VTX_FMT_0, 4, "R200_SE_VTX_FMT_0"}, {
|
{R200_SE_TCL_MATRIX_SEL_0, 5, "R200_SE_TCL_MATRIX_SEL_0"},
|
||||||
R200_SE_VAP_CNTL, 1, "R200_SE_VAP_CNTL"}, {
|
{R200_SE_TCL_TEX_PROC_CTL_2, 5, "R200_SE_TCL_TEX_PROC_CTL_2"},
|
||||||
R200_SE_TCL_MATRIX_SEL_0, 5, "R200_SE_TCL_MATRIX_SEL_0"}, {
|
{R200_SE_TCL_UCP_VERT_BLEND_CTL, 1, "R200_SE_TCL_UCP_VERT_BLEND_CTL"},
|
||||||
R200_SE_TCL_TEX_PROC_CTL_2, 5, "R200_SE_TCL_TEX_PROC_CTL_2"}, {
|
{R200_PP_TXFILTER_0, 6, "R200_PP_TXFILTER_0"},
|
||||||
R200_SE_TCL_UCP_VERT_BLEND_CTL, 1, "R200_SE_TCL_UCP_VERT_BLEND_CTL"},
|
{R200_PP_TXFILTER_1, 6, "R200_PP_TXFILTER_1"},
|
||||||
{
|
{R200_PP_TXFILTER_2, 6, "R200_PP_TXFILTER_2"},
|
||||||
R200_PP_TXFILTER_0, 6, "R200_PP_TXFILTER_0"}, {
|
{R200_PP_TXFILTER_3, 6, "R200_PP_TXFILTER_3"},
|
||||||
R200_PP_TXFILTER_1, 6, "R200_PP_TXFILTER_1"}, {
|
{R200_PP_TXFILTER_4, 6, "R200_PP_TXFILTER_4"},
|
||||||
R200_PP_TXFILTER_2, 6, "R200_PP_TXFILTER_2"}, {
|
{R200_PP_TXFILTER_5, 6, "R200_PP_TXFILTER_5"},
|
||||||
R200_PP_TXFILTER_3, 6, "R200_PP_TXFILTER_3"}, {
|
{R200_PP_TXOFFSET_0, 1, "R200_PP_TXOFFSET_0"},
|
||||||
R200_PP_TXFILTER_4, 6, "R200_PP_TXFILTER_4"}, {
|
{R200_PP_TXOFFSET_1, 1, "R200_PP_TXOFFSET_1"},
|
||||||
R200_PP_TXFILTER_5, 6, "R200_PP_TXFILTER_5"}, {
|
{R200_PP_TXOFFSET_2, 1, "R200_PP_TXOFFSET_2"},
|
||||||
R200_PP_TXOFFSET_0, 1, "R200_PP_TXOFFSET_0"}, {
|
{R200_PP_TXOFFSET_3, 1, "R200_PP_TXOFFSET_3"},
|
||||||
R200_PP_TXOFFSET_1, 1, "R200_PP_TXOFFSET_1"}, {
|
{R200_PP_TXOFFSET_4, 1, "R200_PP_TXOFFSET_4"},
|
||||||
R200_PP_TXOFFSET_2, 1, "R200_PP_TXOFFSET_2"}, {
|
{R200_PP_TXOFFSET_5, 1, "R200_PP_TXOFFSET_5"},
|
||||||
R200_PP_TXOFFSET_3, 1, "R200_PP_TXOFFSET_3"}, {
|
{R200_SE_VTE_CNTL, 1, "R200_SE_VTE_CNTL"},
|
||||||
R200_PP_TXOFFSET_4, 1, "R200_PP_TXOFFSET_4"}, {
|
{R200_SE_TCL_OUTPUT_VTX_COMP_SEL, 1,
|
||||||
R200_PP_TXOFFSET_5, 1, "R200_PP_TXOFFSET_5"}, {
|
"R200_SE_TCL_OUTPUT_VTX_COMP_SEL"},
|
||||||
R200_SE_VTE_CNTL, 1, "R200_SE_VTE_CNTL"}, {
|
{R200_PP_TAM_DEBUG3, 1, "R200_PP_TAM_DEBUG3"},
|
||||||
R200_SE_TCL_OUTPUT_VTX_COMP_SEL, 1, "R200_SE_TCL_OUTPUT_VTX_COMP_SEL"},
|
{R200_PP_CNTL_X, 1, "R200_PP_CNTL_X"},
|
||||||
{
|
{R200_RB3D_DEPTHXY_OFFSET, 1, "R200_RB3D_DEPTHXY_OFFSET"},
|
||||||
R200_PP_TAM_DEBUG3, 1, "R200_PP_TAM_DEBUG3"}, {
|
{R200_RE_AUX_SCISSOR_CNTL, 1, "R200_RE_AUX_SCISSOR_CNTL"},
|
||||||
R200_PP_CNTL_X, 1, "R200_PP_CNTL_X"}, {
|
{R200_RE_SCISSOR_TL_0, 2, "R200_RE_SCISSOR_TL_0"},
|
||||||
R200_RB3D_DEPTHXY_OFFSET, 1, "R200_RB3D_DEPTHXY_OFFSET"}, {
|
{R200_RE_SCISSOR_TL_1, 2, "R200_RE_SCISSOR_TL_1"},
|
||||||
R200_RE_AUX_SCISSOR_CNTL, 1, "R200_RE_AUX_SCISSOR_CNTL"}, {
|
{R200_RE_SCISSOR_TL_2, 2, "R200_RE_SCISSOR_TL_2"},
|
||||||
R200_RE_SCISSOR_TL_0, 2, "R200_RE_SCISSOR_TL_0"}, {
|
{R200_SE_VAP_CNTL_STATUS, 1, "R200_SE_VAP_CNTL_STATUS"},
|
||||||
R200_RE_SCISSOR_TL_1, 2, "R200_RE_SCISSOR_TL_1"}, {
|
{R200_SE_VTX_STATE_CNTL, 1, "R200_SE_VTX_STATE_CNTL"},
|
||||||
R200_RE_SCISSOR_TL_2, 2, "R200_RE_SCISSOR_TL_2"}, {
|
{R200_RE_POINTSIZE, 1, "R200_RE_POINTSIZE"},
|
||||||
R200_SE_VAP_CNTL_STATUS, 1, "R200_SE_VAP_CNTL_STATUS"}, {
|
{R200_SE_TCL_INPUT_VTX_VECTOR_ADDR_0, 4,
|
||||||
R200_SE_VTX_STATE_CNTL, 1, "R200_SE_VTX_STATE_CNTL"}, {
|
"R200_SE_TCL_INPUT_VTX_VECTOR_ADDR_0"},
|
||||||
R200_RE_POINTSIZE, 1, "R200_RE_POINTSIZE"}, {
|
{R200_PP_CUBIC_FACES_0, 1, "R200_PP_CUBIC_FACES_0"}, /* 61 */
|
||||||
R200_SE_TCL_INPUT_VTX_VECTOR_ADDR_0, 4,
|
{R200_PP_CUBIC_OFFSET_F1_0, 5, "R200_PP_CUBIC_OFFSET_F1_0"}, /* 62 */
|
||||||
"R200_SE_TCL_INPUT_VTX_VECTOR_ADDR_0"}, {
|
{R200_PP_CUBIC_FACES_1, 1, "R200_PP_CUBIC_FACES_1"},
|
||||||
R200_PP_CUBIC_FACES_0, 1, "R200_PP_CUBIC_FACES_0"}, /* 61 */
|
{R200_PP_CUBIC_OFFSET_F1_1, 5, "R200_PP_CUBIC_OFFSET_F1_1"},
|
||||||
{
|
{R200_PP_CUBIC_FACES_2, 1, "R200_PP_CUBIC_FACES_2"},
|
||||||
R200_PP_CUBIC_OFFSET_F1_0, 5, "R200_PP_CUBIC_OFFSET_F1_0"}, /* 62 */
|
{R200_PP_CUBIC_OFFSET_F1_2, 5, "R200_PP_CUBIC_OFFSET_F1_2"},
|
||||||
{
|
{R200_PP_CUBIC_FACES_3, 1, "R200_PP_CUBIC_FACES_3"},
|
||||||
R200_PP_CUBIC_FACES_1, 1, "R200_PP_CUBIC_FACES_1"}, {
|
{R200_PP_CUBIC_OFFSET_F1_3, 5, "R200_PP_CUBIC_OFFSET_F1_3"},
|
||||||
R200_PP_CUBIC_OFFSET_F1_1, 5, "R200_PP_CUBIC_OFFSET_F1_1"}, {
|
{R200_PP_CUBIC_FACES_4, 1, "R200_PP_CUBIC_FACES_4"},
|
||||||
R200_PP_CUBIC_FACES_2, 1, "R200_PP_CUBIC_FACES_2"}, {
|
{R200_PP_CUBIC_OFFSET_F1_4, 5, "R200_PP_CUBIC_OFFSET_F1_4"},
|
||||||
R200_PP_CUBIC_OFFSET_F1_2, 5, "R200_PP_CUBIC_OFFSET_F1_2"}, {
|
{R200_PP_CUBIC_FACES_5, 1, "R200_PP_CUBIC_FACES_5"},
|
||||||
R200_PP_CUBIC_FACES_3, 1, "R200_PP_CUBIC_FACES_3"}, {
|
{R200_PP_CUBIC_OFFSET_F1_5, 5, "R200_PP_CUBIC_OFFSET_F1_5"},
|
||||||
R200_PP_CUBIC_OFFSET_F1_3, 5, "R200_PP_CUBIC_OFFSET_F1_3"}, {
|
{RADEON_PP_TEX_SIZE_0, 2, "RADEON_PP_TEX_SIZE_0"},
|
||||||
R200_PP_CUBIC_FACES_4, 1, "R200_PP_CUBIC_FACES_4"}, {
|
{RADEON_PP_TEX_SIZE_1, 2, "RADEON_PP_TEX_SIZE_1"},
|
||||||
R200_PP_CUBIC_OFFSET_F1_4, 5, "R200_PP_CUBIC_OFFSET_F1_4"}, {
|
{RADEON_PP_TEX_SIZE_2, 2, "RADEON_PP_TEX_SIZE_2"},
|
||||||
R200_PP_CUBIC_FACES_5, 1, "R200_PP_CUBIC_FACES_5"}, {
|
{R200_RB3D_BLENDCOLOR, 3, "R200_RB3D_BLENDCOLOR"},
|
||||||
R200_PP_CUBIC_OFFSET_F1_5, 5, "R200_PP_CUBIC_OFFSET_F1_5"}, {
|
{R200_SE_TCL_POINT_SPRITE_CNTL, 1, "R200_SE_TCL_POINT_SPRITE_CNTL"},
|
||||||
RADEON_PP_TEX_SIZE_0, 2, "RADEON_PP_TEX_SIZE_0"}, {
|
{RADEON_PP_CUBIC_FACES_0, 1, "RADEON_PP_CUBIC_FACES_0"},
|
||||||
RADEON_PP_TEX_SIZE_1, 2, "RADEON_PP_TEX_SIZE_1"}, {
|
{RADEON_PP_CUBIC_OFFSET_T0_0, 5, "RADEON_PP_CUBIC_OFFSET_T0_0"},
|
||||||
RADEON_PP_TEX_SIZE_2, 2, "RADEON_PP_TEX_SIZE_2"}, {
|
{RADEON_PP_CUBIC_FACES_1, 1, "RADEON_PP_CUBIC_FACES_1"},
|
||||||
R200_RB3D_BLENDCOLOR, 3, "R200_RB3D_BLENDCOLOR"}, {
|
{RADEON_PP_CUBIC_OFFSET_T1_0, 5, "RADEON_PP_CUBIC_OFFSET_T1_0"},
|
||||||
R200_SE_TCL_POINT_SPRITE_CNTL, 1, "R200_SE_TCL_POINT_SPRITE_CNTL"},
|
{RADEON_PP_CUBIC_FACES_2, 1, "RADEON_PP_CUBIC_FACES_2"},
|
||||||
{
|
{RADEON_PP_CUBIC_OFFSET_T2_0, 5, "RADEON_PP_CUBIC_OFFSET_T2_0"},
|
||||||
RADEON_PP_CUBIC_FACES_0, 1, "RADEON_PP_CUBIC_FACES_0"}, {
|
{R200_PP_TRI_PERF, 2, "R200_PP_TRI_PERF"},
|
||||||
RADEON_PP_CUBIC_OFFSET_T0_0, 5, "RADEON_PP_CUBIC_OFFSET_T0_0"}, {
|
{R200_PP_AFS_0, 32, "R200_PP_AFS_0"}, /* 85 */
|
||||||
RADEON_PP_CUBIC_FACES_1, 1, "RADEON_PP_CUBIC_FACES_1"}, {
|
{R200_PP_AFS_1, 32, "R200_PP_AFS_1"},
|
||||||
RADEON_PP_CUBIC_OFFSET_T1_0, 5, "RADEON_PP_CUBIC_OFFSET_T1_0"}, {
|
{R200_PP_TFACTOR_0, 8, "R200_ATF_TFACTOR"},
|
||||||
RADEON_PP_CUBIC_FACES_2, 1, "RADEON_PP_CUBIC_FACES_2"}, {
|
{R200_PP_TXFILTER_0, 8, "R200_PP_TXCTLALL_0"},
|
||||||
RADEON_PP_CUBIC_OFFSET_T2_0, 5, "RADEON_PP_CUBIC_OFFSET_T2_0"}, {
|
{R200_PP_TXFILTER_1, 8, "R200_PP_TXCTLALL_1"},
|
||||||
R200_PP_TRI_PERF, 2, "R200_PP_TRI_PERF"}, {
|
{R200_PP_TXFILTER_2, 8, "R200_PP_TXCTLALL_2"},
|
||||||
R200_PP_AFS_0, 32, "R200_PP_AFS_0"}, { /* 85 */
|
{R200_PP_TXFILTER_3, 8, "R200_PP_TXCTLALL_3"},
|
||||||
R200_PP_AFS_1, 32, "R200_PP_AFS_1"}, {
|
{R200_PP_TXFILTER_4, 8, "R200_PP_TXCTLALL_4"},
|
||||||
R200_PP_TFACTOR_0, 8, "R200_ATF_TFACTOR"}, {
|
{R200_PP_TXFILTER_5, 8, "R200_PP_TXCTLALL_5"},
|
||||||
R200_PP_TXFILTER_0, 8, "R200_PP_TXCTLALL_0"}, {
|
|
||||||
R200_PP_TXFILTER_1, 8, "R200_PP_TXCTLALL_1"}, {
|
|
||||||
R200_PP_TXFILTER_2, 8, "R200_PP_TXCTLALL_2"}, {
|
|
||||||
R200_PP_TXFILTER_3, 8, "R200_PP_TXCTLALL_3"}, {
|
|
||||||
R200_PP_TXFILTER_4, 8, "R200_PP_TXCTLALL_4"}, {
|
|
||||||
R200_PP_TXFILTER_5, 8, "R200_PP_TXCTLALL_5"},
|
|
||||||
};
|
};
|
||||||
|
|
||||||
/* ================================================================
|
/* ================================================================
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue