amdgpu: expose the PCI revision ID
The PCI revision ID can be used to differentiate ASICs. Signed-off-by: Jammy Zhou <Jammy.Zhou@amd.com> Reviewed-by: Christian König <christian.koenig@amd.com>main
parent
7d418f906c
commit
d01c361af5
|
@ -466,6 +466,8 @@ struct amdgpu_gpu_info {
|
|||
uint32_t ce_ram_size;
|
||||
/* vce harvesting instance */
|
||||
uint32_t vce_harvest_config;
|
||||
/* PCI revision ID */
|
||||
uint32_t pci_rev_id;
|
||||
};
|
||||
|
||||
|
||||
|
|
|
@ -162,6 +162,7 @@ int amdgpu_query_gpu_info_init(amdgpu_device_handle dev)
|
|||
dev->info.vram_bit_width = dev->dev_info.vram_bit_width;
|
||||
dev->info.ce_ram_size = dev->dev_info.ce_ram_size;
|
||||
dev->info.vce_harvest_config = dev->dev_info.vce_harvest_config;
|
||||
dev->info.pci_rev_id = dev->dev_info.pci_rev;
|
||||
|
||||
for (i = 0; i < (int)dev->info.num_shader_engines; i++) {
|
||||
unsigned instance = (i << AMDGPU_INFO_MMR_SE_INDEX_SHIFT) |
|
||||
|
|
Loading…
Reference in New Issue