e4fa03f7dd
radeon: pull in recent fixes from ddx
...
- fixup atom digital encoder setup
- pull in add get edid (currently disabled due to
lack of support for atom fb/scratch space)
2008-10-07 14:10:39 -04:00
d6b853cf81
radeon: fix voverplus calculation
2008-09-20 00:48:11 +10:00
e1e782af5d
Radeon: restructure PLL data
...
- store pixel clocks, core clock, and memory clocks separately
- grab all pll limits from bios tables
2008-09-18 15:11:48 -04:00
b6c1a2f7ee
radeon: fix return value
2008-09-18 10:16:41 +10:00
5081ce1221
radeon: sort out atom vs combios tables for r400 cards
2008-09-18 10:15:43 +10:00
e23d5c03c4
radeon: fix legacy LVDS
2008-09-17 18:16:25 -04:00
aed70622ab
radeon: first pass at bios scratch regs
...
- todo: updated connected status
2008-08-17 18:09:07 -04:00
6af286079b
radeon: get primary dac adj info from bios tables
2008-08-17 15:33:31 -04:00
2a65759d15
Add com bios asic init bits
2008-08-14 09:19:03 +10:00
f38fff5416
Fill in and make use of more com bios tables on legacy chips
2008-08-14 09:19:03 +10:00
9b79d356c1
Add additional quirks from ddx
2008-08-14 09:19:03 +10:00
ae89ced7de
Convert COM BIOS to table offset lookup function
2008-08-14 09:19:03 +10:00
b6f5b8ec71
unify connector, i2c handling for atom and legacy
2008-08-14 09:19:02 +10:00
c2184e450e
radeon: add initial support for legacy crtc/encoders.
...
not all there yet
2008-08-08 16:04:45 +10:00
df9871064e
radeon: add initial atombios modesetting and GEM -> TTM translation layer.
...
This is an initial import of the atom bios parser with modesetting support
for r500 hw using atombios. It also includes a simple memory manager
layer that translates a radeon GEM style interface onto TTM internally.
So far this memory manager has only been used for pinned object allocation
for the DDX to test modesetting.
2008-07-26 08:56:23 +10:00
Alex Deucher
Dave Airlie
Dave Airlie