2001-01-05 15:57:55 -07:00
|
|
|
/* radeon_cp.c -- CP support for Radeon -*- linux-c -*-
|
|
|
|
|
*
|
|
|
|
|
* Copyright 2000 Precision Insight, Inc., Cedar Park, Texas.
|
|
|
|
|
* Copyright 2000 VA Linux Systems, Inc., Fremont, California.
|
|
|
|
|
* All Rights Reserved.
|
|
|
|
|
*
|
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
|
|
|
* to deal in the Software without restriction, including without limitation
|
|
|
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
|
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
|
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
|
|
|
*
|
|
|
|
|
* The above copyright notice and this permission notice (including the next
|
|
|
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
|
|
|
* Software.
|
|
|
|
|
*
|
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
|
* PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
|
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
|
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
|
|
|
* DEALINGS IN THE SOFTWARE.
|
|
|
|
|
*
|
|
|
|
|
* Authors:
|
2001-04-05 16:16:12 -06:00
|
|
|
* Kevin E. Martin <martin@valinux.com>
|
|
|
|
|
* Gareth Hughes <gareth@valinux.com>
|
2001-01-05 15:57:55 -07:00
|
|
|
*/
|
|
|
|
|
|
2001-04-05 16:16:12 -06:00
|
|
|
#include "radeon.h"
|
2001-01-05 15:57:55 -07:00
|
|
|
#include "drmP.h"
|
2002-04-09 15:54:56 -06:00
|
|
|
#include "drm.h"
|
|
|
|
|
#include "radeon_drm.h"
|
2001-01-05 15:57:55 -07:00
|
|
|
#include "radeon_drv.h"
|
|
|
|
|
|
|
|
|
|
#define RADEON_FIFO_DEBUG 0
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* CP microcode (from ATI) */
|
2002-08-26 16:16:18 -06:00
|
|
|
static u32 R200_cp_microcode[][2] = {
|
|
|
|
|
{ 0x21007000, 0000000000 },
|
|
|
|
|
{ 0x20007000, 0000000000 },
|
|
|
|
|
{ 0x000000ab, 0x00000004 },
|
|
|
|
|
{ 0x000000af, 0x00000004 },
|
|
|
|
|
{ 0x66544a49, 0000000000 },
|
|
|
|
|
{ 0x49494174, 0000000000 },
|
|
|
|
|
{ 0x54517d83, 0000000000 },
|
|
|
|
|
{ 0x498d8b64, 0000000000 },
|
|
|
|
|
{ 0x49494949, 0000000000 },
|
|
|
|
|
{ 0x49da493c, 0000000000 },
|
|
|
|
|
{ 0x49989898, 0000000000 },
|
|
|
|
|
{ 0xd34949d5, 0000000000 },
|
|
|
|
|
{ 0x9dc90e11, 0000000000 },
|
|
|
|
|
{ 0xce9b9b9b, 0000000000 },
|
|
|
|
|
{ 0x000f0000, 0x00000016 },
|
|
|
|
|
{ 0x352e232c, 0000000000 },
|
|
|
|
|
{ 0x00000013, 0x00000004 },
|
|
|
|
|
{ 0x000f0000, 0x00000016 },
|
|
|
|
|
{ 0x352e272c, 0000000000 },
|
|
|
|
|
{ 0x000f0001, 0x00000016 },
|
|
|
|
|
{ 0x3239362f, 0000000000 },
|
|
|
|
|
{ 0x000077ef, 0x00000002 },
|
|
|
|
|
{ 0x00061000, 0x00000002 },
|
|
|
|
|
{ 0x00000020, 0x0000001a },
|
|
|
|
|
{ 0x00004000, 0x0000001e },
|
|
|
|
|
{ 0x00061000, 0x00000002 },
|
|
|
|
|
{ 0x00000020, 0x0000001a },
|
|
|
|
|
{ 0x00004000, 0x0000001e },
|
|
|
|
|
{ 0x00061000, 0x00000002 },
|
|
|
|
|
{ 0x00000020, 0x0000001a },
|
|
|
|
|
{ 0x00004000, 0x0000001e },
|
|
|
|
|
{ 0x00000016, 0x00000004 },
|
|
|
|
|
{ 0x0003802a, 0x00000002 },
|
|
|
|
|
{ 0x040067e0, 0x00000002 },
|
|
|
|
|
{ 0x00000016, 0x00000004 },
|
|
|
|
|
{ 0x000077e0, 0x00000002 },
|
|
|
|
|
{ 0x00065000, 0x00000002 },
|
|
|
|
|
{ 0x000037e1, 0x00000002 },
|
|
|
|
|
{ 0x040067e1, 0x00000006 },
|
|
|
|
|
{ 0x000077e0, 0x00000002 },
|
|
|
|
|
{ 0x000077e1, 0x00000002 },
|
|
|
|
|
{ 0x000077e1, 0x00000006 },
|
|
|
|
|
{ 0xffffffff, 0000000000 },
|
|
|
|
|
{ 0x10000000, 0000000000 },
|
|
|
|
|
{ 0x0003802a, 0x00000002 },
|
|
|
|
|
{ 0x040067e0, 0x00000006 },
|
|
|
|
|
{ 0x00007675, 0x00000002 },
|
|
|
|
|
{ 0x00007676, 0x00000002 },
|
|
|
|
|
{ 0x00007677, 0x00000002 },
|
|
|
|
|
{ 0x00007678, 0x00000006 },
|
|
|
|
|
{ 0x0003802b, 0x00000002 },
|
|
|
|
|
{ 0x04002676, 0x00000002 },
|
|
|
|
|
{ 0x00007677, 0x00000002 },
|
|
|
|
|
{ 0x00007678, 0x00000006 },
|
|
|
|
|
{ 0x0000002e, 0x00000018 },
|
|
|
|
|
{ 0x0000002e, 0x00000018 },
|
|
|
|
|
{ 0000000000, 0x00000006 },
|
|
|
|
|
{ 0x0000002f, 0x00000018 },
|
|
|
|
|
{ 0x0000002f, 0x00000018 },
|
|
|
|
|
{ 0000000000, 0x00000006 },
|
|
|
|
|
{ 0x01605000, 0x00000002 },
|
|
|
|
|
{ 0x00065000, 0x00000002 },
|
|
|
|
|
{ 0x00098000, 0x00000002 },
|
|
|
|
|
{ 0x00061000, 0x00000002 },
|
|
|
|
|
{ 0x64c0603d, 0x00000004 },
|
|
|
|
|
{ 0x00080000, 0x00000016 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0x0400251d, 0x00000002 },
|
|
|
|
|
{ 0x00007580, 0x00000002 },
|
|
|
|
|
{ 0x00067581, 0x00000002 },
|
|
|
|
|
{ 0x04002580, 0x00000002 },
|
|
|
|
|
{ 0x00067581, 0x00000002 },
|
|
|
|
|
{ 0x00000046, 0x00000004 },
|
|
|
|
|
{ 0x00005000, 0000000000 },
|
|
|
|
|
{ 0x00061000, 0x00000002 },
|
|
|
|
|
{ 0x0000750e, 0x00000002 },
|
|
|
|
|
{ 0x00019000, 0x00000002 },
|
|
|
|
|
{ 0x00011055, 0x00000014 },
|
|
|
|
|
{ 0x00000055, 0x00000012 },
|
|
|
|
|
{ 0x0400250f, 0x00000002 },
|
|
|
|
|
{ 0x0000504a, 0x00000004 },
|
|
|
|
|
{ 0x00007565, 0x00000002 },
|
|
|
|
|
{ 0x00007566, 0x00000002 },
|
|
|
|
|
{ 0x00000051, 0x00000004 },
|
|
|
|
|
{ 0x01e655b4, 0x00000002 },
|
|
|
|
|
{ 0x4401b0dc, 0x00000002 },
|
|
|
|
|
{ 0x01c110dc, 0x00000002 },
|
|
|
|
|
{ 0x2666705d, 0x00000018 },
|
|
|
|
|
{ 0x040c2565, 0x00000002 },
|
|
|
|
|
{ 0x0000005d, 0x00000018 },
|
|
|
|
|
{ 0x04002564, 0x00000002 },
|
|
|
|
|
{ 0x00007566, 0x00000002 },
|
|
|
|
|
{ 0x00000054, 0x00000004 },
|
|
|
|
|
{ 0x00401060, 0x00000008 },
|
|
|
|
|
{ 0x00101000, 0x00000002 },
|
|
|
|
|
{ 0x000d80ff, 0x00000002 },
|
|
|
|
|
{ 0x00800063, 0x00000008 },
|
|
|
|
|
{ 0x000f9000, 0x00000002 },
|
|
|
|
|
{ 0x000e00ff, 0x00000002 },
|
|
|
|
|
{ 0000000000, 0x00000006 },
|
|
|
|
|
{ 0x00000080, 0x00000018 },
|
|
|
|
|
{ 0x00000054, 0x00000004 },
|
|
|
|
|
{ 0x00007576, 0x00000002 },
|
|
|
|
|
{ 0x00065000, 0x00000002 },
|
|
|
|
|
{ 0x00009000, 0x00000002 },
|
|
|
|
|
{ 0x00041000, 0x00000002 },
|
|
|
|
|
{ 0x0c00350e, 0x00000002 },
|
|
|
|
|
{ 0x00049000, 0x00000002 },
|
|
|
|
|
{ 0x00051000, 0x00000002 },
|
|
|
|
|
{ 0x01e785f8, 0x00000002 },
|
|
|
|
|
{ 0x00200000, 0x00000002 },
|
|
|
|
|
{ 0x00600073, 0x0000000c },
|
|
|
|
|
{ 0x00007563, 0x00000002 },
|
|
|
|
|
{ 0x006075f0, 0x00000021 },
|
|
|
|
|
{ 0x20007068, 0x00000004 },
|
|
|
|
|
{ 0x00005068, 0x00000004 },
|
|
|
|
|
{ 0x00007576, 0x00000002 },
|
|
|
|
|
{ 0x00007577, 0x00000002 },
|
|
|
|
|
{ 0x0000750e, 0x00000002 },
|
|
|
|
|
{ 0x0000750f, 0x00000002 },
|
|
|
|
|
{ 0x00a05000, 0x00000002 },
|
|
|
|
|
{ 0x00600076, 0x0000000c },
|
|
|
|
|
{ 0x006075f0, 0x00000021 },
|
|
|
|
|
{ 0x000075f8, 0x00000002 },
|
|
|
|
|
{ 0x00000076, 0x00000004 },
|
|
|
|
|
{ 0x000a750e, 0x00000002 },
|
|
|
|
|
{ 0x0020750f, 0x00000002 },
|
|
|
|
|
{ 0x00600079, 0x00000004 },
|
|
|
|
|
{ 0x00007570, 0x00000002 },
|
|
|
|
|
{ 0x00007571, 0x00000002 },
|
|
|
|
|
{ 0x00007572, 0x00000006 },
|
|
|
|
|
{ 0x00005000, 0x00000002 },
|
|
|
|
|
{ 0x00a05000, 0x00000002 },
|
|
|
|
|
{ 0x00007568, 0x00000002 },
|
|
|
|
|
{ 0x00061000, 0x00000002 },
|
|
|
|
|
{ 0x00000084, 0x0000000c },
|
|
|
|
|
{ 0x00058000, 0x00000002 },
|
|
|
|
|
{ 0x0c607562, 0x00000002 },
|
|
|
|
|
{ 0x00000086, 0x00000004 },
|
|
|
|
|
{ 0x00600085, 0x00000004 },
|
|
|
|
|
{ 0x400070dd, 0000000000 },
|
|
|
|
|
{ 0x000380dd, 0x00000002 },
|
|
|
|
|
{ 0x00000093, 0x0000001c },
|
|
|
|
|
{ 0x00065095, 0x00000018 },
|
|
|
|
|
{ 0x040025bb, 0x00000002 },
|
|
|
|
|
{ 0x00061096, 0x00000018 },
|
|
|
|
|
{ 0x040075bc, 0000000000 },
|
|
|
|
|
{ 0x000075bb, 0x00000002 },
|
|
|
|
|
{ 0x000075bc, 0000000000 },
|
|
|
|
|
{ 0x00090000, 0x00000006 },
|
|
|
|
|
{ 0x00090000, 0x00000002 },
|
|
|
|
|
{ 0x000d8002, 0x00000006 },
|
|
|
|
|
{ 0x00005000, 0x00000002 },
|
|
|
|
|
{ 0x00007821, 0x00000002 },
|
|
|
|
|
{ 0x00007800, 0000000000 },
|
|
|
|
|
{ 0x00007821, 0x00000002 },
|
|
|
|
|
{ 0x00007800, 0000000000 },
|
|
|
|
|
{ 0x01665000, 0x00000002 },
|
|
|
|
|
{ 0x000a0000, 0x00000002 },
|
|
|
|
|
{ 0x000671cc, 0x00000002 },
|
|
|
|
|
{ 0x0286f1cd, 0x00000002 },
|
|
|
|
|
{ 0x000000a3, 0x00000010 },
|
|
|
|
|
{ 0x21007000, 0000000000 },
|
|
|
|
|
{ 0x000000aa, 0x0000001c },
|
|
|
|
|
{ 0x00065000, 0x00000002 },
|
|
|
|
|
{ 0x000a0000, 0x00000002 },
|
|
|
|
|
{ 0x00061000, 0x00000002 },
|
|
|
|
|
{ 0x000b0000, 0x00000002 },
|
|
|
|
|
{ 0x38067000, 0x00000002 },
|
|
|
|
|
{ 0x000a00a6, 0x00000004 },
|
|
|
|
|
{ 0x20007000, 0000000000 },
|
|
|
|
|
{ 0x01200000, 0x00000002 },
|
|
|
|
|
{ 0x20077000, 0x00000002 },
|
|
|
|
|
{ 0x01200000, 0x00000002 },
|
|
|
|
|
{ 0x20007000, 0000000000 },
|
|
|
|
|
{ 0x00061000, 0x00000002 },
|
|
|
|
|
{ 0x0120751b, 0x00000002 },
|
|
|
|
|
{ 0x8040750a, 0x00000002 },
|
|
|
|
|
{ 0x8040750b, 0x00000002 },
|
|
|
|
|
{ 0x00110000, 0x00000002 },
|
|
|
|
|
{ 0x000380dd, 0x00000002 },
|
|
|
|
|
{ 0x000000bd, 0x0000001c },
|
|
|
|
|
{ 0x00061096, 0x00000018 },
|
|
|
|
|
{ 0x844075bd, 0x00000002 },
|
|
|
|
|
{ 0x00061095, 0x00000018 },
|
|
|
|
|
{ 0x840075bb, 0x00000002 },
|
|
|
|
|
{ 0x00061096, 0x00000018 },
|
|
|
|
|
{ 0x844075bc, 0x00000002 },
|
|
|
|
|
{ 0x000000c0, 0x00000004 },
|
|
|
|
|
{ 0x804075bd, 0x00000002 },
|
|
|
|
|
{ 0x800075bb, 0x00000002 },
|
|
|
|
|
{ 0x804075bc, 0x00000002 },
|
|
|
|
|
{ 0x00108000, 0x00000002 },
|
|
|
|
|
{ 0x01400000, 0x00000002 },
|
|
|
|
|
{ 0x006000c4, 0x0000000c },
|
|
|
|
|
{ 0x20c07000, 0x00000020 },
|
|
|
|
|
{ 0x000000c6, 0x00000012 },
|
|
|
|
|
{ 0x00800000, 0x00000006 },
|
|
|
|
|
{ 0x0080751d, 0x00000006 },
|
|
|
|
|
{ 0x000025bb, 0x00000002 },
|
|
|
|
|
{ 0x000040c0, 0x00000004 },
|
|
|
|
|
{ 0x0000775c, 0x00000002 },
|
|
|
|
|
{ 0x00a05000, 0x00000002 },
|
|
|
|
|
{ 0x00661000, 0x00000002 },
|
|
|
|
|
{ 0x0460275d, 0x00000020 },
|
|
|
|
|
{ 0x00004000, 0000000000 },
|
|
|
|
|
{ 0x00007999, 0x00000002 },
|
|
|
|
|
{ 0x00a05000, 0x00000002 },
|
|
|
|
|
{ 0x00661000, 0x00000002 },
|
|
|
|
|
{ 0x0460299b, 0x00000020 },
|
|
|
|
|
{ 0x00004000, 0000000000 },
|
|
|
|
|
{ 0x01e00830, 0x00000002 },
|
|
|
|
|
{ 0x21007000, 0000000000 },
|
|
|
|
|
{ 0x00005000, 0x00000002 },
|
|
|
|
|
{ 0x00038042, 0x00000002 },
|
|
|
|
|
{ 0x040025e0, 0x00000002 },
|
|
|
|
|
{ 0x000075e1, 0000000000 },
|
|
|
|
|
{ 0x00000001, 0000000000 },
|
|
|
|
|
{ 0x000380d9, 0x00000002 },
|
|
|
|
|
{ 0x04007394, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
2001-01-05 15:57:55 -07:00
|
|
|
static u32 radeon_cp_microcode[][2] = {
|
|
|
|
|
{ 0x21007000, 0000000000 },
|
|
|
|
|
{ 0x20007000, 0000000000 },
|
|
|
|
|
{ 0x000000b4, 0x00000004 },
|
|
|
|
|
{ 0x000000b8, 0x00000004 },
|
|
|
|
|
{ 0x6f5b4d4c, 0000000000 },
|
|
|
|
|
{ 0x4c4c427f, 0000000000 },
|
|
|
|
|
{ 0x5b568a92, 0000000000 },
|
|
|
|
|
{ 0x4ca09c6d, 0000000000 },
|
|
|
|
|
{ 0xad4c4c4c, 0000000000 },
|
|
|
|
|
{ 0x4ce1af3d, 0000000000 },
|
|
|
|
|
{ 0xd8afafaf, 0000000000 },
|
|
|
|
|
{ 0xd64c4cdc, 0000000000 },
|
|
|
|
|
{ 0x4cd10d10, 0000000000 },
|
|
|
|
|
{ 0x000f0000, 0x00000016 },
|
|
|
|
|
{ 0x362f242d, 0000000000 },
|
|
|
|
|
{ 0x00000012, 0x00000004 },
|
|
|
|
|
{ 0x000f0000, 0x00000016 },
|
|
|
|
|
{ 0x362f282d, 0000000000 },
|
|
|
|
|
{ 0x000380e7, 0x00000002 },
|
|
|
|
|
{ 0x04002c97, 0x00000002 },
|
|
|
|
|
{ 0x000f0001, 0x00000016 },
|
|
|
|
|
{ 0x333a3730, 0000000000 },
|
|
|
|
|
{ 0x000077ef, 0x00000002 },
|
|
|
|
|
{ 0x00061000, 0x00000002 },
|
|
|
|
|
{ 0x00000021, 0x0000001a },
|
|
|
|
|
{ 0x00004000, 0x0000001e },
|
|
|
|
|
{ 0x00061000, 0x00000002 },
|
|
|
|
|
{ 0x00000021, 0x0000001a },
|
|
|
|
|
{ 0x00004000, 0x0000001e },
|
|
|
|
|
{ 0x00061000, 0x00000002 },
|
|
|
|
|
{ 0x00000021, 0x0000001a },
|
|
|
|
|
{ 0x00004000, 0x0000001e },
|
|
|
|
|
{ 0x00000017, 0x00000004 },
|
|
|
|
|
{ 0x0003802b, 0x00000002 },
|
|
|
|
|
{ 0x040067e0, 0x00000002 },
|
|
|
|
|
{ 0x00000017, 0x00000004 },
|
|
|
|
|
{ 0x000077e0, 0x00000002 },
|
|
|
|
|
{ 0x00065000, 0x00000002 },
|
|
|
|
|
{ 0x000037e1, 0x00000002 },
|
|
|
|
|
{ 0x040067e1, 0x00000006 },
|
|
|
|
|
{ 0x000077e0, 0x00000002 },
|
|
|
|
|
{ 0x000077e1, 0x00000002 },
|
|
|
|
|
{ 0x000077e1, 0x00000006 },
|
|
|
|
|
{ 0xffffffff, 0000000000 },
|
|
|
|
|
{ 0x10000000, 0000000000 },
|
|
|
|
|
{ 0x0003802b, 0x00000002 },
|
|
|
|
|
{ 0x040067e0, 0x00000006 },
|
|
|
|
|
{ 0x00007675, 0x00000002 },
|
|
|
|
|
{ 0x00007676, 0x00000002 },
|
|
|
|
|
{ 0x00007677, 0x00000002 },
|
|
|
|
|
{ 0x00007678, 0x00000006 },
|
|
|
|
|
{ 0x0003802c, 0x00000002 },
|
|
|
|
|
{ 0x04002676, 0x00000002 },
|
|
|
|
|
{ 0x00007677, 0x00000002 },
|
|
|
|
|
{ 0x00007678, 0x00000006 },
|
|
|
|
|
{ 0x0000002f, 0x00000018 },
|
|
|
|
|
{ 0x0000002f, 0x00000018 },
|
|
|
|
|
{ 0000000000, 0x00000006 },
|
|
|
|
|
{ 0x00000030, 0x00000018 },
|
|
|
|
|
{ 0x00000030, 0x00000018 },
|
|
|
|
|
{ 0000000000, 0x00000006 },
|
|
|
|
|
{ 0x01605000, 0x00000002 },
|
|
|
|
|
{ 0x00065000, 0x00000002 },
|
|
|
|
|
{ 0x00098000, 0x00000002 },
|
|
|
|
|
{ 0x00061000, 0x00000002 },
|
|
|
|
|
{ 0x64c0603e, 0x00000004 },
|
|
|
|
|
{ 0x000380e6, 0x00000002 },
|
|
|
|
|
{ 0x040025c5, 0x00000002 },
|
|
|
|
|
{ 0x00080000, 0x00000016 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0x0400251d, 0x00000002 },
|
|
|
|
|
{ 0x00007580, 0x00000002 },
|
|
|
|
|
{ 0x00067581, 0x00000002 },
|
|
|
|
|
{ 0x04002580, 0x00000002 },
|
|
|
|
|
{ 0x00067581, 0x00000002 },
|
|
|
|
|
{ 0x00000049, 0x00000004 },
|
|
|
|
|
{ 0x00005000, 0000000000 },
|
|
|
|
|
{ 0x000380e6, 0x00000002 },
|
|
|
|
|
{ 0x040025c5, 0x00000002 },
|
|
|
|
|
{ 0x00061000, 0x00000002 },
|
|
|
|
|
{ 0x0000750e, 0x00000002 },
|
|
|
|
|
{ 0x00019000, 0x00000002 },
|
|
|
|
|
{ 0x00011055, 0x00000014 },
|
|
|
|
|
{ 0x00000055, 0x00000012 },
|
|
|
|
|
{ 0x0400250f, 0x00000002 },
|
|
|
|
|
{ 0x0000504f, 0x00000004 },
|
|
|
|
|
{ 0x000380e6, 0x00000002 },
|
|
|
|
|
{ 0x040025c5, 0x00000002 },
|
|
|
|
|
{ 0x00007565, 0x00000002 },
|
|
|
|
|
{ 0x00007566, 0x00000002 },
|
|
|
|
|
{ 0x00000058, 0x00000004 },
|
|
|
|
|
{ 0x000380e6, 0x00000002 },
|
|
|
|
|
{ 0x040025c5, 0x00000002 },
|
|
|
|
|
{ 0x01e655b4, 0x00000002 },
|
|
|
|
|
{ 0x4401b0e4, 0x00000002 },
|
|
|
|
|
{ 0x01c110e4, 0x00000002 },
|
|
|
|
|
{ 0x26667066, 0x00000018 },
|
|
|
|
|
{ 0x040c2565, 0x00000002 },
|
|
|
|
|
{ 0x00000066, 0x00000018 },
|
|
|
|
|
{ 0x04002564, 0x00000002 },
|
|
|
|
|
{ 0x00007566, 0x00000002 },
|
|
|
|
|
{ 0x0000005d, 0x00000004 },
|
|
|
|
|
{ 0x00401069, 0x00000008 },
|
|
|
|
|
{ 0x00101000, 0x00000002 },
|
|
|
|
|
{ 0x000d80ff, 0x00000002 },
|
|
|
|
|
{ 0x0080006c, 0x00000008 },
|
|
|
|
|
{ 0x000f9000, 0x00000002 },
|
|
|
|
|
{ 0x000e00ff, 0x00000002 },
|
|
|
|
|
{ 0000000000, 0x00000006 },
|
|
|
|
|
{ 0x0000008f, 0x00000018 },
|
|
|
|
|
{ 0x0000005b, 0x00000004 },
|
|
|
|
|
{ 0x000380e6, 0x00000002 },
|
|
|
|
|
{ 0x040025c5, 0x00000002 },
|
|
|
|
|
{ 0x00007576, 0x00000002 },
|
|
|
|
|
{ 0x00065000, 0x00000002 },
|
|
|
|
|
{ 0x00009000, 0x00000002 },
|
|
|
|
|
{ 0x00041000, 0x00000002 },
|
|
|
|
|
{ 0x0c00350e, 0x00000002 },
|
|
|
|
|
{ 0x00049000, 0x00000002 },
|
|
|
|
|
{ 0x00051000, 0x00000002 },
|
|
|
|
|
{ 0x01e785f8, 0x00000002 },
|
|
|
|
|
{ 0x00200000, 0x00000002 },
|
|
|
|
|
{ 0x0060007e, 0x0000000c },
|
|
|
|
|
{ 0x00007563, 0x00000002 },
|
|
|
|
|
{ 0x006075f0, 0x00000021 },
|
|
|
|
|
{ 0x20007073, 0x00000004 },
|
|
|
|
|
{ 0x00005073, 0x00000004 },
|
|
|
|
|
{ 0x000380e6, 0x00000002 },
|
|
|
|
|
{ 0x040025c5, 0x00000002 },
|
|
|
|
|
{ 0x00007576, 0x00000002 },
|
|
|
|
|
{ 0x00007577, 0x00000002 },
|
|
|
|
|
{ 0x0000750e, 0x00000002 },
|
|
|
|
|
{ 0x0000750f, 0x00000002 },
|
|
|
|
|
{ 0x00a05000, 0x00000002 },
|
|
|
|
|
{ 0x00600083, 0x0000000c },
|
|
|
|
|
{ 0x006075f0, 0x00000021 },
|
|
|
|
|
{ 0x000075f8, 0x00000002 },
|
|
|
|
|
{ 0x00000083, 0x00000004 },
|
|
|
|
|
{ 0x000a750e, 0x00000002 },
|
|
|
|
|
{ 0x000380e6, 0x00000002 },
|
|
|
|
|
{ 0x040025c5, 0x00000002 },
|
|
|
|
|
{ 0x0020750f, 0x00000002 },
|
|
|
|
|
{ 0x00600086, 0x00000004 },
|
|
|
|
|
{ 0x00007570, 0x00000002 },
|
|
|
|
|
{ 0x00007571, 0x00000002 },
|
|
|
|
|
{ 0x00007572, 0x00000006 },
|
|
|
|
|
{ 0x000380e6, 0x00000002 },
|
|
|
|
|
{ 0x040025c5, 0x00000002 },
|
|
|
|
|
{ 0x00005000, 0x00000002 },
|
|
|
|
|
{ 0x00a05000, 0x00000002 },
|
|
|
|
|
{ 0x00007568, 0x00000002 },
|
|
|
|
|
{ 0x00061000, 0x00000002 },
|
|
|
|
|
{ 0x00000095, 0x0000000c },
|
|
|
|
|
{ 0x00058000, 0x00000002 },
|
|
|
|
|
{ 0x0c607562, 0x00000002 },
|
|
|
|
|
{ 0x00000097, 0x00000004 },
|
|
|
|
|
{ 0x000380e6, 0x00000002 },
|
|
|
|
|
{ 0x040025c5, 0x00000002 },
|
|
|
|
|
{ 0x00600096, 0x00000004 },
|
|
|
|
|
{ 0x400070e5, 0000000000 },
|
|
|
|
|
{ 0x000380e6, 0x00000002 },
|
|
|
|
|
{ 0x040025c5, 0x00000002 },
|
|
|
|
|
{ 0x000380e5, 0x00000002 },
|
|
|
|
|
{ 0x000000a8, 0x0000001c },
|
|
|
|
|
{ 0x000650aa, 0x00000018 },
|
|
|
|
|
{ 0x040025bb, 0x00000002 },
|
|
|
|
|
{ 0x000610ab, 0x00000018 },
|
|
|
|
|
{ 0x040075bc, 0000000000 },
|
|
|
|
|
{ 0x000075bb, 0x00000002 },
|
|
|
|
|
{ 0x000075bc, 0000000000 },
|
|
|
|
|
{ 0x00090000, 0x00000006 },
|
|
|
|
|
{ 0x00090000, 0x00000002 },
|
|
|
|
|
{ 0x000d8002, 0x00000006 },
|
|
|
|
|
{ 0x00007832, 0x00000002 },
|
|
|
|
|
{ 0x00005000, 0x00000002 },
|
|
|
|
|
{ 0x000380e7, 0x00000002 },
|
|
|
|
|
{ 0x04002c97, 0x00000002 },
|
|
|
|
|
{ 0x00007820, 0x00000002 },
|
|
|
|
|
{ 0x00007821, 0x00000002 },
|
|
|
|
|
{ 0x00007800, 0000000000 },
|
|
|
|
|
{ 0x01200000, 0x00000002 },
|
|
|
|
|
{ 0x20077000, 0x00000002 },
|
|
|
|
|
{ 0x01200000, 0x00000002 },
|
|
|
|
|
{ 0x20007000, 0x00000002 },
|
|
|
|
|
{ 0x00061000, 0x00000002 },
|
|
|
|
|
{ 0x0120751b, 0x00000002 },
|
|
|
|
|
{ 0x8040750a, 0x00000002 },
|
|
|
|
|
{ 0x8040750b, 0x00000002 },
|
|
|
|
|
{ 0x00110000, 0x00000002 },
|
|
|
|
|
{ 0x000380e5, 0x00000002 },
|
|
|
|
|
{ 0x000000c6, 0x0000001c },
|
|
|
|
|
{ 0x000610ab, 0x00000018 },
|
|
|
|
|
{ 0x844075bd, 0x00000002 },
|
|
|
|
|
{ 0x000610aa, 0x00000018 },
|
|
|
|
|
{ 0x840075bb, 0x00000002 },
|
|
|
|
|
{ 0x000610ab, 0x00000018 },
|
|
|
|
|
{ 0x844075bc, 0x00000002 },
|
|
|
|
|
{ 0x000000c9, 0x00000004 },
|
|
|
|
|
{ 0x804075bd, 0x00000002 },
|
|
|
|
|
{ 0x800075bb, 0x00000002 },
|
|
|
|
|
{ 0x804075bc, 0x00000002 },
|
|
|
|
|
{ 0x00108000, 0x00000002 },
|
|
|
|
|
{ 0x01400000, 0x00000002 },
|
|
|
|
|
{ 0x006000cd, 0x0000000c },
|
|
|
|
|
{ 0x20c07000, 0x00000020 },
|
|
|
|
|
{ 0x000000cf, 0x00000012 },
|
|
|
|
|
{ 0x00800000, 0x00000006 },
|
|
|
|
|
{ 0x0080751d, 0x00000006 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0x0000775c, 0x00000002 },
|
|
|
|
|
{ 0x00a05000, 0x00000002 },
|
|
|
|
|
{ 0x00661000, 0x00000002 },
|
|
|
|
|
{ 0x0460275d, 0x00000020 },
|
|
|
|
|
{ 0x00004000, 0000000000 },
|
|
|
|
|
{ 0x01e00830, 0x00000002 },
|
|
|
|
|
{ 0x21007000, 0000000000 },
|
|
|
|
|
{ 0x6464614d, 0000000000 },
|
|
|
|
|
{ 0x69687420, 0000000000 },
|
|
|
|
|
{ 0x00000073, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0x00005000, 0x00000002 },
|
|
|
|
|
{ 0x000380d0, 0x00000002 },
|
|
|
|
|
{ 0x040025e0, 0x00000002 },
|
|
|
|
|
{ 0x000075e1, 0000000000 },
|
|
|
|
|
{ 0x00000001, 0000000000 },
|
|
|
|
|
{ 0x000380e0, 0x00000002 },
|
|
|
|
|
{ 0x04002394, 0x00000002 },
|
|
|
|
|
{ 0x00005000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0x00000008, 0000000000 },
|
|
|
|
|
{ 0x00000004, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
{ 0000000000, 0000000000 },
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
int RADEON_READ_PLL(drm_device_t *dev, int addr)
|
|
|
|
|
{
|
|
|
|
|
drm_radeon_private_t *dev_priv = dev->dev_private;
|
|
|
|
|
|
|
|
|
|
RADEON_WRITE8(RADEON_CLOCK_CNTL_INDEX, addr & 0x1f);
|
|
|
|
|
return RADEON_READ(RADEON_CLOCK_CNTL_DATA);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#if RADEON_FIFO_DEBUG
|
|
|
|
|
static void radeon_status( drm_radeon_private_t *dev_priv )
|
|
|
|
|
{
|
|
|
|
|
printk( "%s:\n", __FUNCTION__ );
|
|
|
|
|
printk( "RBBM_STATUS = 0x%08x\n",
|
|
|
|
|
(unsigned int)RADEON_READ( RADEON_RBBM_STATUS ) );
|
|
|
|
|
printk( "CP_RB_RTPR = 0x%08x\n",
|
|
|
|
|
(unsigned int)RADEON_READ( RADEON_CP_RB_RPTR ) );
|
|
|
|
|
printk( "CP_RB_WTPR = 0x%08x\n",
|
|
|
|
|
(unsigned int)RADEON_READ( RADEON_CP_RB_WPTR ) );
|
2001-04-05 16:16:12 -06:00
|
|
|
printk( "AIC_CNTL = 0x%08x\n",
|
|
|
|
|
(unsigned int)RADEON_READ( RADEON_AIC_CNTL ) );
|
|
|
|
|
printk( "AIC_STAT = 0x%08x\n",
|
|
|
|
|
(unsigned int)RADEON_READ( RADEON_AIC_STAT ) );
|
|
|
|
|
printk( "AIC_PT_BASE = 0x%08x\n",
|
|
|
|
|
(unsigned int)RADEON_READ( RADEON_AIC_PT_BASE ) );
|
|
|
|
|
printk( "TLB_ADDR = 0x%08x\n",
|
|
|
|
|
(unsigned int)RADEON_READ( RADEON_AIC_TLB_ADDR ) );
|
|
|
|
|
printk( "TLB_DATA = 0x%08x\n",
|
|
|
|
|
(unsigned int)RADEON_READ( RADEON_AIC_TLB_DATA ) );
|
2001-01-05 15:57:55 -07:00
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* ================================================================
|
|
|
|
|
* Engine, FIFO control
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
static int radeon_do_pixcache_flush( drm_radeon_private_t *dev_priv )
|
|
|
|
|
{
|
|
|
|
|
u32 tmp;
|
|
|
|
|
int i;
|
|
|
|
|
|
2002-08-26 16:16:18 -06:00
|
|
|
dev_priv->stats.boxes |= RADEON_BOX_WAIT_IDLE;
|
|
|
|
|
|
2001-01-05 15:57:55 -07:00
|
|
|
tmp = RADEON_READ( RADEON_RB2D_DSTCACHE_CTLSTAT );
|
|
|
|
|
tmp |= RADEON_RB2D_DC_FLUSH_ALL;
|
|
|
|
|
RADEON_WRITE( RADEON_RB2D_DSTCACHE_CTLSTAT, tmp );
|
|
|
|
|
|
|
|
|
|
for ( i = 0 ; i < dev_priv->usec_timeout ; i++ ) {
|
|
|
|
|
if ( !(RADEON_READ( RADEON_RB2D_DSTCACHE_CTLSTAT )
|
|
|
|
|
& RADEON_RB2D_DC_BUSY) ) {
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_UDELAY( 1 );
|
2001-01-05 15:57:55 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#if RADEON_FIFO_DEBUG
|
|
|
|
|
DRM_ERROR( "failed!\n" );
|
|
|
|
|
radeon_status( dev_priv );
|
|
|
|
|
#endif
|
2002-07-05 02:31:11 -06:00
|
|
|
return DRM_ERR(EBUSY);
|
2001-01-05 15:57:55 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int radeon_do_wait_for_fifo( drm_radeon_private_t *dev_priv,
|
|
|
|
|
int entries )
|
|
|
|
|
{
|
|
|
|
|
int i;
|
|
|
|
|
|
2002-08-26 16:16:18 -06:00
|
|
|
dev_priv->stats.boxes |= RADEON_BOX_WAIT_IDLE;
|
|
|
|
|
|
2001-01-05 15:57:55 -07:00
|
|
|
for ( i = 0 ; i < dev_priv->usec_timeout ; i++ ) {
|
|
|
|
|
int slots = ( RADEON_READ( RADEON_RBBM_STATUS )
|
|
|
|
|
& RADEON_RBBM_FIFOCNT_MASK );
|
|
|
|
|
if ( slots >= entries ) return 0;
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_UDELAY( 1 );
|
2001-01-05 15:57:55 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#if RADEON_FIFO_DEBUG
|
|
|
|
|
DRM_ERROR( "failed!\n" );
|
|
|
|
|
radeon_status( dev_priv );
|
|
|
|
|
#endif
|
2002-07-05 02:31:11 -06:00
|
|
|
return DRM_ERR(EBUSY);
|
2001-01-05 15:57:55 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int radeon_do_wait_for_idle( drm_radeon_private_t *dev_priv )
|
|
|
|
|
{
|
|
|
|
|
int i, ret;
|
|
|
|
|
|
2002-08-26 16:16:18 -06:00
|
|
|
dev_priv->stats.boxes |= RADEON_BOX_WAIT_IDLE;
|
|
|
|
|
|
2001-01-05 15:57:55 -07:00
|
|
|
ret = radeon_do_wait_for_fifo( dev_priv, 64 );
|
2002-07-05 02:31:11 -06:00
|
|
|
if ( ret ) return ret;
|
2001-01-05 15:57:55 -07:00
|
|
|
|
|
|
|
|
for ( i = 0 ; i < dev_priv->usec_timeout ; i++ ) {
|
|
|
|
|
if ( !(RADEON_READ( RADEON_RBBM_STATUS )
|
|
|
|
|
& RADEON_RBBM_ACTIVE) ) {
|
|
|
|
|
radeon_do_pixcache_flush( dev_priv );
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_UDELAY( 1 );
|
2001-01-05 15:57:55 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#if RADEON_FIFO_DEBUG
|
|
|
|
|
DRM_ERROR( "failed!\n" );
|
|
|
|
|
radeon_status( dev_priv );
|
|
|
|
|
#endif
|
2002-07-05 02:31:11 -06:00
|
|
|
return DRM_ERR(EBUSY);
|
2001-01-05 15:57:55 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* ================================================================
|
|
|
|
|
* CP control, initialization
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/* Load the microcode for the CP */
|
|
|
|
|
static void radeon_cp_load_microcode( drm_radeon_private_t *dev_priv )
|
|
|
|
|
{
|
|
|
|
|
int i;
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_DEBUG( "\n" );
|
2001-01-05 15:57:55 -07:00
|
|
|
|
|
|
|
|
radeon_do_wait_for_idle( dev_priv );
|
|
|
|
|
|
|
|
|
|
RADEON_WRITE( RADEON_CP_ME_RAM_ADDR, 0 );
|
2002-08-26 16:16:18 -06:00
|
|
|
|
|
|
|
|
if (dev_priv->is_r200)
|
|
|
|
|
{
|
|
|
|
|
DRM_INFO("Loading R200 Microcode\n");
|
|
|
|
|
for ( i = 0 ; i < 256 ; i++ )
|
|
|
|
|
{
|
|
|
|
|
RADEON_WRITE( RADEON_CP_ME_RAM_DATAH,
|
|
|
|
|
R200_cp_microcode[i][1] );
|
|
|
|
|
RADEON_WRITE( RADEON_CP_ME_RAM_DATAL,
|
|
|
|
|
R200_cp_microcode[i][0] );
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
for ( i = 0 ; i < 256 ; i++ ) {
|
|
|
|
|
RADEON_WRITE( RADEON_CP_ME_RAM_DATAH,
|
|
|
|
|
radeon_cp_microcode[i][1] );
|
|
|
|
|
RADEON_WRITE( RADEON_CP_ME_RAM_DATAL,
|
|
|
|
|
radeon_cp_microcode[i][0] );
|
|
|
|
|
}
|
2001-01-05 15:57:55 -07:00
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Flush any pending commands to the CP. This should only be used just
|
|
|
|
|
* prior to a wait for idle, as it informs the engine that the command
|
|
|
|
|
* stream is ending.
|
|
|
|
|
*/
|
|
|
|
|
static void radeon_do_cp_flush( drm_radeon_private_t *dev_priv )
|
|
|
|
|
{
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_DEBUG( "\n" );
|
2001-01-05 15:57:55 -07:00
|
|
|
#if 0
|
|
|
|
|
u32 tmp;
|
|
|
|
|
|
|
|
|
|
tmp = RADEON_READ( RADEON_CP_RB_WPTR ) | (1 << 31);
|
|
|
|
|
RADEON_WRITE( RADEON_CP_RB_WPTR, tmp );
|
|
|
|
|
#endif
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Wait for the CP to go idle.
|
|
|
|
|
*/
|
|
|
|
|
int radeon_do_cp_idle( drm_radeon_private_t *dev_priv )
|
|
|
|
|
{
|
|
|
|
|
RING_LOCALS;
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_DEBUG( "\n" );
|
2001-01-05 15:57:55 -07:00
|
|
|
|
|
|
|
|
BEGIN_RING( 6 );
|
|
|
|
|
|
|
|
|
|
RADEON_PURGE_CACHE();
|
|
|
|
|
RADEON_PURGE_ZCACHE();
|
|
|
|
|
RADEON_WAIT_UNTIL_IDLE();
|
|
|
|
|
|
|
|
|
|
ADVANCE_RING();
|
2002-06-12 09:50:28 -06:00
|
|
|
COMMIT_RING();
|
2001-01-05 15:57:55 -07:00
|
|
|
|
|
|
|
|
return radeon_do_wait_for_idle( dev_priv );
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Start the Command Processor.
|
|
|
|
|
*/
|
|
|
|
|
static void radeon_do_cp_start( drm_radeon_private_t *dev_priv )
|
|
|
|
|
{
|
|
|
|
|
RING_LOCALS;
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_DEBUG( "\n" );
|
2001-01-05 15:57:55 -07:00
|
|
|
|
|
|
|
|
radeon_do_wait_for_idle( dev_priv );
|
|
|
|
|
|
|
|
|
|
RADEON_WRITE( RADEON_CP_CSQ_CNTL, dev_priv->cp_mode );
|
|
|
|
|
|
|
|
|
|
dev_priv->cp_running = 1;
|
|
|
|
|
|
|
|
|
|
BEGIN_RING( 6 );
|
|
|
|
|
|
|
|
|
|
RADEON_PURGE_CACHE();
|
|
|
|
|
RADEON_PURGE_ZCACHE();
|
|
|
|
|
RADEON_WAIT_UNTIL_IDLE();
|
|
|
|
|
|
|
|
|
|
ADVANCE_RING();
|
2002-06-12 09:50:28 -06:00
|
|
|
COMMIT_RING();
|
2001-01-05 15:57:55 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Reset the Command Processor. This will not flush any pending
|
|
|
|
|
* commands, so you must wait for the CP command stream to complete
|
|
|
|
|
* before calling this routine.
|
|
|
|
|
*/
|
|
|
|
|
static void radeon_do_cp_reset( drm_radeon_private_t *dev_priv )
|
|
|
|
|
{
|
|
|
|
|
u32 cur_read_ptr;
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_DEBUG( "\n" );
|
2001-01-05 15:57:55 -07:00
|
|
|
|
|
|
|
|
cur_read_ptr = RADEON_READ( RADEON_CP_RB_RPTR );
|
|
|
|
|
RADEON_WRITE( RADEON_CP_RB_WPTR, cur_read_ptr );
|
2003-04-22 15:45:06 -06:00
|
|
|
SET_RING_HEAD( dev_priv, cur_read_ptr );
|
2001-01-05 15:57:55 -07:00
|
|
|
dev_priv->ring.tail = cur_read_ptr;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Stop the Command Processor. This will not flush any pending
|
|
|
|
|
* commands, so you must flush the command stream and wait for the CP
|
|
|
|
|
* to go idle before calling this routine.
|
|
|
|
|
*/
|
|
|
|
|
static void radeon_do_cp_stop( drm_radeon_private_t *dev_priv )
|
|
|
|
|
{
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_DEBUG( "\n" );
|
2001-04-05 16:16:12 -06:00
|
|
|
|
2001-01-05 15:57:55 -07:00
|
|
|
RADEON_WRITE( RADEON_CP_CSQ_CNTL, RADEON_CSQ_PRIDIS_INDDIS );
|
|
|
|
|
|
|
|
|
|
dev_priv->cp_running = 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Reset the engine. This will stop the CP if it is running.
|
|
|
|
|
*/
|
|
|
|
|
static int radeon_do_engine_reset( drm_device_t *dev )
|
|
|
|
|
{
|
|
|
|
|
drm_radeon_private_t *dev_priv = dev->dev_private;
|
|
|
|
|
u32 clock_cntl_index, mclk_cntl, rbbm_soft_reset;
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_DEBUG( "\n" );
|
2001-01-05 15:57:55 -07:00
|
|
|
|
|
|
|
|
radeon_do_pixcache_flush( dev_priv );
|
|
|
|
|
|
|
|
|
|
clock_cntl_index = RADEON_READ( RADEON_CLOCK_CNTL_INDEX );
|
|
|
|
|
mclk_cntl = RADEON_READ_PLL( dev, RADEON_MCLK_CNTL );
|
|
|
|
|
|
2001-04-16 15:43:28 -06:00
|
|
|
RADEON_WRITE_PLL( RADEON_MCLK_CNTL, ( mclk_cntl |
|
|
|
|
|
RADEON_FORCEON_MCLKA |
|
|
|
|
|
RADEON_FORCEON_MCLKB |
|
|
|
|
|
RADEON_FORCEON_YCLKA |
|
|
|
|
|
RADEON_FORCEON_YCLKB |
|
|
|
|
|
RADEON_FORCEON_MC |
|
|
|
|
|
RADEON_FORCEON_AIC ) );
|
2001-01-05 15:57:55 -07:00
|
|
|
|
|
|
|
|
rbbm_soft_reset = RADEON_READ( RADEON_RBBM_SOFT_RESET );
|
|
|
|
|
|
|
|
|
|
RADEON_WRITE( RADEON_RBBM_SOFT_RESET, ( rbbm_soft_reset |
|
|
|
|
|
RADEON_SOFT_RESET_CP |
|
|
|
|
|
RADEON_SOFT_RESET_HI |
|
|
|
|
|
RADEON_SOFT_RESET_SE |
|
|
|
|
|
RADEON_SOFT_RESET_RE |
|
|
|
|
|
RADEON_SOFT_RESET_PP |
|
|
|
|
|
RADEON_SOFT_RESET_E2 |
|
2001-09-25 03:32:16 -06:00
|
|
|
RADEON_SOFT_RESET_RB ) );
|
2001-01-05 15:57:55 -07:00
|
|
|
RADEON_READ( RADEON_RBBM_SOFT_RESET );
|
|
|
|
|
RADEON_WRITE( RADEON_RBBM_SOFT_RESET, ( rbbm_soft_reset &
|
|
|
|
|
~( RADEON_SOFT_RESET_CP |
|
|
|
|
|
RADEON_SOFT_RESET_HI |
|
|
|
|
|
RADEON_SOFT_RESET_SE |
|
|
|
|
|
RADEON_SOFT_RESET_RE |
|
|
|
|
|
RADEON_SOFT_RESET_PP |
|
|
|
|
|
RADEON_SOFT_RESET_E2 |
|
2001-09-25 03:32:16 -06:00
|
|
|
RADEON_SOFT_RESET_RB ) ) );
|
2001-01-05 15:57:55 -07:00
|
|
|
RADEON_READ( RADEON_RBBM_SOFT_RESET );
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
RADEON_WRITE_PLL( RADEON_MCLK_CNTL, mclk_cntl );
|
|
|
|
|
RADEON_WRITE( RADEON_CLOCK_CNTL_INDEX, clock_cntl_index );
|
|
|
|
|
RADEON_WRITE( RADEON_RBBM_SOFT_RESET, rbbm_soft_reset );
|
|
|
|
|
|
|
|
|
|
/* Reset the CP ring */
|
|
|
|
|
radeon_do_cp_reset( dev_priv );
|
|
|
|
|
|
|
|
|
|
/* The CP is no longer running after an engine reset */
|
|
|
|
|
dev_priv->cp_running = 0;
|
|
|
|
|
|
|
|
|
|
/* Reset any pending vertex, indirect buffers */
|
|
|
|
|
radeon_freelist_reset( dev );
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2001-08-07 12:15:10 -06:00
|
|
|
static void radeon_cp_init_ring_buffer( drm_device_t *dev,
|
|
|
|
|
drm_radeon_private_t *dev_priv )
|
2001-01-05 15:57:55 -07:00
|
|
|
{
|
|
|
|
|
u32 ring_start, cur_read_ptr;
|
|
|
|
|
u32 tmp;
|
|
|
|
|
|
|
|
|
|
/* Initialize the memory controller */
|
|
|
|
|
RADEON_WRITE( RADEON_MC_FB_LOCATION,
|
2003-08-26 09:44:01 -06:00
|
|
|
(dev_priv->gart_vm_start - 1) & 0xffff0000 );
|
2001-01-05 15:57:55 -07:00
|
|
|
|
2003-08-26 09:44:01 -06:00
|
|
|
#if __REALLY_HAVE_AGP
|
2001-04-05 16:16:12 -06:00
|
|
|
if ( !dev_priv->is_pci ) {
|
|
|
|
|
RADEON_WRITE( RADEON_MC_AGP_LOCATION,
|
2003-08-26 09:44:01 -06:00
|
|
|
(((dev_priv->gart_vm_start - 1 +
|
|
|
|
|
dev_priv->gart_size) & 0xffff0000) |
|
|
|
|
|
(dev_priv->gart_vm_start >> 16)) );
|
2001-04-05 16:16:12 -06:00
|
|
|
|
|
|
|
|
ring_start = (dev_priv->cp_ring->offset
|
|
|
|
|
- dev->agp->base
|
2003-08-26 09:44:01 -06:00
|
|
|
+ dev_priv->gart_vm_start);
|
|
|
|
|
} else
|
2001-04-05 16:16:12 -06:00
|
|
|
#endif
|
|
|
|
|
ring_start = (dev_priv->cp_ring->offset
|
|
|
|
|
- dev->sg->handle
|
2003-08-26 09:44:01 -06:00
|
|
|
+ dev_priv->gart_vm_start);
|
2001-01-05 15:57:55 -07:00
|
|
|
|
|
|
|
|
RADEON_WRITE( RADEON_CP_RB_BASE, ring_start );
|
|
|
|
|
|
|
|
|
|
/* Set the write pointer delay */
|
|
|
|
|
RADEON_WRITE( RADEON_CP_RB_WPTR_DELAY, 0 );
|
|
|
|
|
|
|
|
|
|
/* Initialize the ring buffer's read and write pointers */
|
|
|
|
|
cur_read_ptr = RADEON_READ( RADEON_CP_RB_RPTR );
|
|
|
|
|
RADEON_WRITE( RADEON_CP_RB_WPTR, cur_read_ptr );
|
2003-04-22 15:45:06 -06:00
|
|
|
SET_RING_HEAD( dev_priv, cur_read_ptr );
|
2001-01-05 15:57:55 -07:00
|
|
|
dev_priv->ring.tail = cur_read_ptr;
|
|
|
|
|
|
2003-04-22 15:45:06 -06:00
|
|
|
#if __REALLY_HAVE_AGP
|
2001-04-05 16:16:12 -06:00
|
|
|
if ( !dev_priv->is_pci ) {
|
|
|
|
|
RADEON_WRITE( RADEON_CP_RB_RPTR_ADDR,
|
2003-04-22 15:45:06 -06:00
|
|
|
dev_priv->ring_rptr->offset
|
|
|
|
|
- dev->agp->base
|
2003-08-26 09:44:01 -06:00
|
|
|
+ dev_priv->gart_vm_start);
|
2003-04-22 15:45:06 -06:00
|
|
|
} else
|
|
|
|
|
#endif
|
|
|
|
|
{
|
2001-04-05 16:16:12 -06:00
|
|
|
drm_sg_mem_t *entry = dev->sg;
|
|
|
|
|
unsigned long tmp_ofs, page_ofs;
|
|
|
|
|
|
|
|
|
|
tmp_ofs = dev_priv->ring_rptr->offset - dev->sg->handle;
|
|
|
|
|
page_ofs = tmp_ofs >> PAGE_SHIFT;
|
2001-09-25 03:32:16 -06:00
|
|
|
|
2001-08-10 10:29:21 -06:00
|
|
|
RADEON_WRITE( RADEON_CP_RB_RPTR_ADDR,
|
|
|
|
|
entry->busaddr[page_ofs]);
|
2003-05-06 15:10:33 -06:00
|
|
|
DRM_DEBUG( "ring rptr: offset=0x%08lx handle=0x%08lx\n",
|
|
|
|
|
(unsigned long) entry->busaddr[page_ofs],
|
2001-08-10 10:29:21 -06:00
|
|
|
entry->handle + tmp_ofs );
|
2001-04-05 16:16:12 -06:00
|
|
|
}
|
2001-01-05 15:57:55 -07:00
|
|
|
|
2002-07-11 14:31:12 -06:00
|
|
|
/* Initialize the scratch register pointer. This will cause
|
|
|
|
|
* the scratch register values to be written out to memory
|
|
|
|
|
* whenever they are updated.
|
|
|
|
|
*
|
|
|
|
|
* We simply put this behind the ring read pointer, this works
|
|
|
|
|
* with PCI GART as well as (whatever kind of) AGP GART
|
|
|
|
|
*/
|
|
|
|
|
RADEON_WRITE( RADEON_SCRATCH_ADDR, RADEON_READ( RADEON_CP_RB_RPTR_ADDR )
|
|
|
|
|
+ RADEON_SCRATCH_REG_OFFSET );
|
|
|
|
|
|
|
|
|
|
dev_priv->scratch = ((__volatile__ u32 *)
|
2003-04-22 15:45:06 -06:00
|
|
|
dev_priv->ring_rptr->handle +
|
2002-07-11 14:31:12 -06:00
|
|
|
(RADEON_SCRATCH_REG_OFFSET / sizeof(u32)));
|
|
|
|
|
|
|
|
|
|
RADEON_WRITE( RADEON_SCRATCH_UMSK, 0x7 );
|
|
|
|
|
|
2002-08-11 09:56:44 -06:00
|
|
|
/* Writeback doesn't seem to work everywhere, test it first */
|
2003-03-28 07:27:37 -07:00
|
|
|
DRM_WRITE32( dev_priv->ring_rptr, RADEON_SCRATCHOFF(1), 0 );
|
2002-08-11 09:56:44 -06:00
|
|
|
RADEON_WRITE( RADEON_SCRATCH_REG1, 0xdeadbeef );
|
|
|
|
|
|
|
|
|
|
for ( tmp = 0 ; tmp < dev_priv->usec_timeout ; tmp++ ) {
|
2003-03-28 07:27:37 -07:00
|
|
|
if ( DRM_READ32( dev_priv->ring_rptr, RADEON_SCRATCHOFF(1) ) == 0xdeadbeef )
|
2002-08-11 09:56:44 -06:00
|
|
|
break;
|
|
|
|
|
DRM_UDELAY( 1 );
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if ( tmp < dev_priv->usec_timeout ) {
|
2002-08-20 18:09:32 -06:00
|
|
|
dev_priv->writeback_works = 1;
|
2002-08-11 09:56:44 -06:00
|
|
|
DRM_DEBUG( "writeback test succeeded, tmp=%d\n", tmp );
|
|
|
|
|
} else {
|
2002-08-20 18:09:32 -06:00
|
|
|
dev_priv->writeback_works = 0;
|
2002-08-11 09:56:44 -06:00
|
|
|
DRM_DEBUG( "writeback test failed\n" );
|
|
|
|
|
}
|
|
|
|
|
|
2002-07-11 14:31:12 -06:00
|
|
|
dev_priv->sarea_priv->last_frame = dev_priv->scratch[0] = 0;
|
|
|
|
|
RADEON_WRITE( RADEON_LAST_FRAME_REG,
|
|
|
|
|
dev_priv->sarea_priv->last_frame );
|
|
|
|
|
|
|
|
|
|
dev_priv->sarea_priv->last_dispatch = dev_priv->scratch[1] = 0;
|
|
|
|
|
RADEON_WRITE( RADEON_LAST_DISPATCH_REG,
|
|
|
|
|
dev_priv->sarea_priv->last_dispatch );
|
|
|
|
|
|
|
|
|
|
dev_priv->sarea_priv->last_clear = dev_priv->scratch[2] = 0;
|
|
|
|
|
RADEON_WRITE( RADEON_LAST_CLEAR_REG,
|
|
|
|
|
dev_priv->sarea_priv->last_clear );
|
|
|
|
|
|
2001-01-05 15:57:55 -07:00
|
|
|
/* Set ring buffer size */
|
2002-06-02 10:00:45 -06:00
|
|
|
#ifdef __BIG_ENDIAN
|
|
|
|
|
RADEON_WRITE( RADEON_CP_RB_CNTL, dev_priv->ring.size_l2qw | RADEON_BUF_SWAP_32BIT );
|
|
|
|
|
#else
|
2001-01-05 15:57:55 -07:00
|
|
|
RADEON_WRITE( RADEON_CP_RB_CNTL, dev_priv->ring.size_l2qw );
|
2002-06-02 10:00:45 -06:00
|
|
|
#endif
|
2001-01-05 15:57:55 -07:00
|
|
|
|
|
|
|
|
radeon_do_wait_for_idle( dev_priv );
|
|
|
|
|
|
|
|
|
|
/* Turn on bus mastering */
|
|
|
|
|
tmp = RADEON_READ( RADEON_BUS_CNTL ) & ~RADEON_BUS_MASTER_DIS;
|
|
|
|
|
RADEON_WRITE( RADEON_BUS_CNTL, tmp );
|
|
|
|
|
|
|
|
|
|
/* Sync everything up */
|
|
|
|
|
RADEON_WRITE( RADEON_ISYNC_CNTL,
|
|
|
|
|
(RADEON_ISYNC_ANY2D_IDLE3D |
|
|
|
|
|
RADEON_ISYNC_ANY3D_IDLE2D |
|
|
|
|
|
RADEON_ISYNC_WAIT_IDLEGUI |
|
|
|
|
|
RADEON_ISYNC_CPSCRATCH_IDLEGUI) );
|
|
|
|
|
}
|
|
|
|
|
|
2003-08-18 17:46:19 -06:00
|
|
|
/* Enable or disable PCI GART on the chip */
|
|
|
|
|
static void radeon_set_pcigart( drm_radeon_private_t *dev_priv, int on )
|
|
|
|
|
{
|
|
|
|
|
u32 tmp = RADEON_READ( RADEON_AIC_CNTL );
|
|
|
|
|
|
|
|
|
|
if ( on ) {
|
|
|
|
|
RADEON_WRITE( RADEON_AIC_CNTL, tmp | RADEON_PCIGART_TRANSLATE_EN );
|
|
|
|
|
|
|
|
|
|
/* set PCI GART page-table base address
|
|
|
|
|
*/
|
|
|
|
|
RADEON_WRITE( RADEON_AIC_PT_BASE, dev_priv->bus_pci_gart );
|
|
|
|
|
|
|
|
|
|
/* set address range for PCI address translate
|
|
|
|
|
*/
|
2003-08-26 09:44:01 -06:00
|
|
|
RADEON_WRITE( RADEON_AIC_LO_ADDR, dev_priv->gart_vm_start );
|
|
|
|
|
RADEON_WRITE( RADEON_AIC_HI_ADDR, dev_priv->gart_vm_start
|
|
|
|
|
+ dev_priv->gart_size - 1);
|
2003-08-18 17:46:19 -06:00
|
|
|
|
2003-08-26 09:44:01 -06:00
|
|
|
/* Turn off AGP aperture -- is this required for PCI GART?
|
2003-08-18 17:46:19 -06:00
|
|
|
*/
|
|
|
|
|
RADEON_WRITE( RADEON_MC_AGP_LOCATION, 0xffffffc0 ); /* ?? */
|
|
|
|
|
RADEON_WRITE( RADEON_AGP_COMMAND, 0 ); /* clear AGP_COMMAND */
|
|
|
|
|
} else {
|
|
|
|
|
RADEON_WRITE( RADEON_AIC_CNTL, tmp & ~RADEON_PCIGART_TRANSLATE_EN );
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
2001-01-05 15:57:55 -07:00
|
|
|
static int radeon_do_init_cp( drm_device_t *dev, drm_radeon_init_t *init )
|
|
|
|
|
{
|
|
|
|
|
drm_radeon_private_t *dev_priv;
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_DEBUG( "\n" );
|
2001-01-05 15:57:55 -07:00
|
|
|
|
2001-04-05 16:16:12 -06:00
|
|
|
dev_priv = DRM(alloc)( sizeof(drm_radeon_private_t), DRM_MEM_DRIVER );
|
2001-01-05 15:57:55 -07:00
|
|
|
if ( dev_priv == NULL )
|
2002-07-05 02:31:11 -06:00
|
|
|
return DRM_ERR(ENOMEM);
|
2001-01-05 15:57:55 -07:00
|
|
|
|
|
|
|
|
memset( dev_priv, 0, sizeof(drm_radeon_private_t) );
|
|
|
|
|
|
|
|
|
|
dev_priv->is_pci = init->is_pci;
|
|
|
|
|
|
2001-04-05 16:16:12 -06:00
|
|
|
if ( dev_priv->is_pci && !dev->sg ) {
|
|
|
|
|
DRM_ERROR( "PCI GART memory not allocated!\n" );
|
2001-08-07 12:15:10 -06:00
|
|
|
dev->dev_private = (void *)dev_priv;
|
|
|
|
|
radeon_do_cleanup_cp(dev);
|
2002-07-05 02:31:11 -06:00
|
|
|
return DRM_ERR(EINVAL);
|
2001-01-05 15:57:55 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
dev_priv->usec_timeout = init->usec_timeout;
|
|
|
|
|
if ( dev_priv->usec_timeout < 1 ||
|
|
|
|
|
dev_priv->usec_timeout > RADEON_MAX_USEC_TIMEOUT ) {
|
2001-04-05 16:16:12 -06:00
|
|
|
DRM_DEBUG( "TIMEOUT problem!\n" );
|
2001-08-07 12:15:10 -06:00
|
|
|
dev->dev_private = (void *)dev_priv;
|
|
|
|
|
radeon_do_cleanup_cp(dev);
|
2002-07-05 02:31:11 -06:00
|
|
|
return DRM_ERR(EINVAL);
|
2001-01-05 15:57:55 -07:00
|
|
|
}
|
|
|
|
|
|
2002-08-26 16:16:18 -06:00
|
|
|
dev_priv->is_r200 = (init->func == RADEON_INIT_R200_CP);
|
2002-09-29 15:22:01 -06:00
|
|
|
dev_priv->do_boxes = 0;
|
2001-01-05 15:57:55 -07:00
|
|
|
dev_priv->cp_mode = init->cp_mode;
|
|
|
|
|
|
|
|
|
|
/* We don't support anything other than bus-mastering ring mode,
|
|
|
|
|
* but the ring can be in either AGP or PCI space for the ring
|
|
|
|
|
* read pointer.
|
|
|
|
|
*/
|
|
|
|
|
if ( ( init->cp_mode != RADEON_CSQ_PRIBM_INDDIS ) &&
|
|
|
|
|
( init->cp_mode != RADEON_CSQ_PRIBM_INDBM ) ) {
|
2001-04-05 16:16:12 -06:00
|
|
|
DRM_DEBUG( "BAD cp_mode (%x)!\n", init->cp_mode );
|
2001-08-07 12:15:10 -06:00
|
|
|
dev->dev_private = (void *)dev_priv;
|
|
|
|
|
radeon_do_cleanup_cp(dev);
|
2002-07-05 02:31:11 -06:00
|
|
|
return DRM_ERR(EINVAL);
|
2001-01-05 15:57:55 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
switch ( init->fb_bpp ) {
|
|
|
|
|
case 16:
|
|
|
|
|
dev_priv->color_fmt = RADEON_COLOR_FORMAT_RGB565;
|
|
|
|
|
break;
|
|
|
|
|
case 32:
|
|
|
|
|
default:
|
|
|
|
|
dev_priv->color_fmt = RADEON_COLOR_FORMAT_ARGB8888;
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
dev_priv->front_offset = init->front_offset;
|
|
|
|
|
dev_priv->front_pitch = init->front_pitch;
|
|
|
|
|
dev_priv->back_offset = init->back_offset;
|
|
|
|
|
dev_priv->back_pitch = init->back_pitch;
|
|
|
|
|
|
|
|
|
|
switch ( init->depth_bpp ) {
|
|
|
|
|
case 16:
|
|
|
|
|
dev_priv->depth_fmt = RADEON_DEPTH_FORMAT_16BIT_INT_Z;
|
|
|
|
|
break;
|
|
|
|
|
case 32:
|
|
|
|
|
default:
|
|
|
|
|
dev_priv->depth_fmt = RADEON_DEPTH_FORMAT_24BIT_INT_Z;
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
dev_priv->depth_offset = init->depth_offset;
|
|
|
|
|
dev_priv->depth_pitch = init->depth_pitch;
|
|
|
|
|
|
|
|
|
|
dev_priv->front_pitch_offset = (((dev_priv->front_pitch/64) << 22) |
|
|
|
|
|
(dev_priv->front_offset >> 10));
|
|
|
|
|
dev_priv->back_pitch_offset = (((dev_priv->back_pitch/64) << 22) |
|
|
|
|
|
(dev_priv->back_offset >> 10));
|
|
|
|
|
dev_priv->depth_pitch_offset = (((dev_priv->depth_pitch/64) << 22) |
|
|
|
|
|
(dev_priv->depth_offset >> 10));
|
|
|
|
|
|
|
|
|
|
/* Hardware state for depth clears. Remove this if/when we no
|
|
|
|
|
* longer clear the depth buffer with a 3D rectangle. Hard-code
|
|
|
|
|
* all values to prevent unwanted 3D state from slipping through
|
|
|
|
|
* and screwing with the clear operation.
|
|
|
|
|
*/
|
|
|
|
|
dev_priv->depth_clear.rb3d_cntl = (RADEON_PLANE_MASK_ENABLE |
|
|
|
|
|
(dev_priv->color_fmt << 10) |
|
2002-06-12 09:50:28 -06:00
|
|
|
(1<<15));
|
2001-01-05 15:57:55 -07:00
|
|
|
|
2002-02-13 19:00:26 -07:00
|
|
|
dev_priv->depth_clear.rb3d_zstencilcntl =
|
|
|
|
|
(dev_priv->depth_fmt |
|
|
|
|
|
RADEON_Z_TEST_ALWAYS |
|
|
|
|
|
RADEON_STENCIL_TEST_ALWAYS |
|
|
|
|
|
RADEON_STENCIL_S_FAIL_REPLACE |
|
|
|
|
|
RADEON_STENCIL_ZPASS_REPLACE |
|
|
|
|
|
RADEON_STENCIL_ZFAIL_REPLACE |
|
|
|
|
|
RADEON_Z_WRITE_ENABLE);
|
2001-01-05 15:57:55 -07:00
|
|
|
|
|
|
|
|
dev_priv->depth_clear.se_cntl = (RADEON_FFACE_CULL_CW |
|
|
|
|
|
RADEON_BFACE_SOLID |
|
|
|
|
|
RADEON_FFACE_SOLID |
|
|
|
|
|
RADEON_FLAT_SHADE_VTX_LAST |
|
|
|
|
|
RADEON_DIFFUSE_SHADE_FLAT |
|
|
|
|
|
RADEON_ALPHA_SHADE_FLAT |
|
|
|
|
|
RADEON_SPECULAR_SHADE_FLAT |
|
|
|
|
|
RADEON_FOG_SHADE_FLAT |
|
|
|
|
|
RADEON_VTX_PIX_CENTER_OGL |
|
|
|
|
|
RADEON_ROUND_MODE_TRUNC |
|
|
|
|
|
RADEON_ROUND_PREC_8TH_PIX);
|
|
|
|
|
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_GETSAREA();
|
2003-04-22 03:49:14 -06:00
|
|
|
|
|
|
|
|
dev_priv->fb_offset = init->fb_offset;
|
|
|
|
|
dev_priv->mmio_offset = init->mmio_offset;
|
|
|
|
|
dev_priv->ring_offset = init->ring_offset;
|
|
|
|
|
dev_priv->ring_rptr_offset = init->ring_rptr_offset;
|
|
|
|
|
dev_priv->buffers_offset = init->buffers_offset;
|
2003-08-26 09:44:01 -06:00
|
|
|
dev_priv->gart_textures_offset = init->gart_textures_offset;
|
2002-07-05 02:31:11 -06:00
|
|
|
|
2001-08-07 12:15:10 -06:00
|
|
|
if(!dev_priv->sarea) {
|
|
|
|
|
DRM_ERROR("could not find sarea!\n");
|
|
|
|
|
dev->dev_private = (void *)dev_priv;
|
|
|
|
|
radeon_do_cleanup_cp(dev);
|
2002-07-05 02:31:11 -06:00
|
|
|
return DRM_ERR(EINVAL);
|
2001-08-07 12:15:10 -06:00
|
|
|
}
|
2001-04-05 16:16:12 -06:00
|
|
|
|
|
|
|
|
DRM_FIND_MAP( dev_priv->fb, init->fb_offset );
|
2001-08-07 12:15:10 -06:00
|
|
|
if(!dev_priv->fb) {
|
|
|
|
|
DRM_ERROR("could not find framebuffer!\n");
|
|
|
|
|
dev->dev_private = (void *)dev_priv;
|
|
|
|
|
radeon_do_cleanup_cp(dev);
|
2002-07-05 02:31:11 -06:00
|
|
|
return DRM_ERR(EINVAL);
|
2001-08-07 12:15:10 -06:00
|
|
|
}
|
2001-04-05 16:16:12 -06:00
|
|
|
DRM_FIND_MAP( dev_priv->mmio, init->mmio_offset );
|
2001-08-07 12:15:10 -06:00
|
|
|
if(!dev_priv->mmio) {
|
|
|
|
|
DRM_ERROR("could not find mmio region!\n");
|
|
|
|
|
dev->dev_private = (void *)dev_priv;
|
|
|
|
|
radeon_do_cleanup_cp(dev);
|
2002-07-05 02:31:11 -06:00
|
|
|
return DRM_ERR(EINVAL);
|
2001-08-07 12:15:10 -06:00
|
|
|
}
|
2001-04-05 16:16:12 -06:00
|
|
|
DRM_FIND_MAP( dev_priv->cp_ring, init->ring_offset );
|
2001-08-07 12:15:10 -06:00
|
|
|
if(!dev_priv->cp_ring) {
|
|
|
|
|
DRM_ERROR("could not find cp ring region!\n");
|
|
|
|
|
dev->dev_private = (void *)dev_priv;
|
|
|
|
|
radeon_do_cleanup_cp(dev);
|
2002-07-05 02:31:11 -06:00
|
|
|
return DRM_ERR(EINVAL);
|
2001-08-07 12:15:10 -06:00
|
|
|
}
|
2001-04-05 16:16:12 -06:00
|
|
|
DRM_FIND_MAP( dev_priv->ring_rptr, init->ring_rptr_offset );
|
2001-08-07 12:15:10 -06:00
|
|
|
if(!dev_priv->ring_rptr) {
|
|
|
|
|
DRM_ERROR("could not find ring read pointer!\n");
|
|
|
|
|
dev->dev_private = (void *)dev_priv;
|
|
|
|
|
radeon_do_cleanup_cp(dev);
|
2002-07-05 02:31:11 -06:00
|
|
|
return DRM_ERR(EINVAL);
|
2001-08-07 12:15:10 -06:00
|
|
|
}
|
2001-04-05 16:16:12 -06:00
|
|
|
DRM_FIND_MAP( dev_priv->buffers, init->buffers_offset );
|
2001-08-07 12:15:10 -06:00
|
|
|
if(!dev_priv->buffers) {
|
|
|
|
|
DRM_ERROR("could not find dma buffer region!\n");
|
|
|
|
|
dev->dev_private = (void *)dev_priv;
|
|
|
|
|
radeon_do_cleanup_cp(dev);
|
2002-07-05 02:31:11 -06:00
|
|
|
return DRM_ERR(EINVAL);
|
2001-08-07 12:15:10 -06:00
|
|
|
}
|
2001-01-05 15:57:55 -07:00
|
|
|
|
2003-08-26 09:44:01 -06:00
|
|
|
if ( init->gart_textures_offset ) {
|
|
|
|
|
DRM_FIND_MAP( dev_priv->gart_textures, init->gart_textures_offset );
|
|
|
|
|
if ( !dev_priv->gart_textures ) {
|
|
|
|
|
DRM_ERROR("could not find GART texture region!\n");
|
2001-08-07 12:15:10 -06:00
|
|
|
dev->dev_private = (void *)dev_priv;
|
|
|
|
|
radeon_do_cleanup_cp(dev);
|
2002-07-05 02:31:11 -06:00
|
|
|
return DRM_ERR(EINVAL);
|
2001-08-07 12:15:10 -06:00
|
|
|
}
|
2001-01-05 15:57:55 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
dev_priv->sarea_priv =
|
|
|
|
|
(drm_radeon_sarea_t *)((u8 *)dev_priv->sarea->handle +
|
|
|
|
|
init->sarea_priv_offset);
|
|
|
|
|
|
2003-05-16 17:41:27 -06:00
|
|
|
#if __REALLY_HAVE_AGP
|
2001-03-19 10:45:52 -07:00
|
|
|
if ( !dev_priv->is_pci ) {
|
2003-05-16 17:41:27 -06:00
|
|
|
DRM_IOREMAP( dev_priv->cp_ring, dev );
|
|
|
|
|
DRM_IOREMAP( dev_priv->ring_rptr, dev );
|
|
|
|
|
DRM_IOREMAP( dev_priv->buffers, dev );
|
2001-08-07 12:15:10 -06:00
|
|
|
if(!dev_priv->cp_ring->handle ||
|
|
|
|
|
!dev_priv->ring_rptr->handle ||
|
|
|
|
|
!dev_priv->buffers->handle) {
|
|
|
|
|
DRM_ERROR("could not find ioremap agp regions!\n");
|
|
|
|
|
dev->dev_private = (void *)dev_priv;
|
|
|
|
|
radeon_do_cleanup_cp(dev);
|
2002-07-05 02:31:11 -06:00
|
|
|
return DRM_ERR(EINVAL);
|
2001-08-07 12:15:10 -06:00
|
|
|
}
|
2003-05-16 17:41:27 -06:00
|
|
|
} else
|
|
|
|
|
#endif
|
|
|
|
|
{
|
2001-04-05 16:16:12 -06:00
|
|
|
dev_priv->cp_ring->handle =
|
|
|
|
|
(void *)dev_priv->cp_ring->offset;
|
|
|
|
|
dev_priv->ring_rptr->handle =
|
|
|
|
|
(void *)dev_priv->ring_rptr->offset;
|
|
|
|
|
dev_priv->buffers->handle = (void *)dev_priv->buffers->offset;
|
|
|
|
|
|
|
|
|
|
DRM_DEBUG( "dev_priv->cp_ring->handle %p\n",
|
|
|
|
|
dev_priv->cp_ring->handle );
|
|
|
|
|
DRM_DEBUG( "dev_priv->ring_rptr->handle %p\n",
|
|
|
|
|
dev_priv->ring_rptr->handle );
|
|
|
|
|
DRM_DEBUG( "dev_priv->buffers->handle %p\n",
|
|
|
|
|
dev_priv->buffers->handle );
|
2001-03-19 10:45:52 -07:00
|
|
|
}
|
2001-04-05 16:16:12 -06:00
|
|
|
|
2001-01-05 15:57:55 -07:00
|
|
|
|
2003-08-26 09:44:01 -06:00
|
|
|
dev_priv->gart_size = init->gart_size;
|
|
|
|
|
dev_priv->gart_vm_start = RADEON_READ( RADEON_CONFIG_APER_SIZE );
|
2001-04-05 16:16:12 -06:00
|
|
|
#if __REALLY_HAVE_AGP
|
|
|
|
|
if ( !dev_priv->is_pci )
|
2003-08-26 09:44:01 -06:00
|
|
|
dev_priv->gart_buffers_offset = (dev_priv->buffers->offset
|
2001-04-05 16:16:12 -06:00
|
|
|
- dev->agp->base
|
2003-08-26 09:44:01 -06:00
|
|
|
+ dev_priv->gart_vm_start);
|
2001-04-05 16:16:12 -06:00
|
|
|
else
|
|
|
|
|
#endif
|
2003-08-26 09:44:01 -06:00
|
|
|
dev_priv->gart_buffers_offset = (dev_priv->buffers->offset
|
2001-04-05 16:16:12 -06:00
|
|
|
- dev->sg->handle
|
2003-08-26 09:44:01 -06:00
|
|
|
+ dev_priv->gart_vm_start);
|
2001-04-05 16:16:12 -06:00
|
|
|
|
2003-08-26 09:44:01 -06:00
|
|
|
DRM_DEBUG( "dev_priv->gart_size %d\n",
|
|
|
|
|
dev_priv->gart_size );
|
|
|
|
|
DRM_DEBUG( "dev_priv->gart_vm_start 0x%x\n",
|
|
|
|
|
dev_priv->gart_vm_start );
|
|
|
|
|
DRM_DEBUG( "dev_priv->gart_buffers_offset 0x%lx\n",
|
|
|
|
|
dev_priv->gart_buffers_offset );
|
2001-01-05 15:57:55 -07:00
|
|
|
|
|
|
|
|
dev_priv->ring.start = (u32 *)dev_priv->cp_ring->handle;
|
|
|
|
|
dev_priv->ring.end = ((u32 *)dev_priv->cp_ring->handle
|
|
|
|
|
+ init->ring_size / sizeof(u32));
|
|
|
|
|
dev_priv->ring.size = init->ring_size;
|
2001-04-05 16:16:12 -06:00
|
|
|
dev_priv->ring.size_l2qw = DRM(order)( init->ring_size / 8 );
|
2001-01-05 15:57:55 -07:00
|
|
|
|
|
|
|
|
dev_priv->ring.tail_mask =
|
|
|
|
|
(dev_priv->ring.size / sizeof(u32)) - 1;
|
|
|
|
|
|
2001-04-05 16:16:12 -06:00
|
|
|
dev_priv->ring.high_mark = RADEON_RING_HIGH_MARK;
|
|
|
|
|
|
2003-08-18 17:46:19 -06:00
|
|
|
#if __REALLY_HAVE_AGP
|
|
|
|
|
if ( !dev_priv->is_pci ) {
|
|
|
|
|
/* Turn off PCI GART */
|
|
|
|
|
radeon_set_pcigart( dev_priv, 0 );
|
|
|
|
|
} else
|
|
|
|
|
#endif
|
|
|
|
|
{
|
2001-08-10 10:29:21 -06:00
|
|
|
if (!DRM(ati_pcigart_init)( dev, &dev_priv->phys_pci_gart,
|
|
|
|
|
&dev_priv->bus_pci_gart)) {
|
2001-04-05 16:16:12 -06:00
|
|
|
DRM_ERROR( "failed to init PCI GART!\n" );
|
2001-08-07 12:15:10 -06:00
|
|
|
dev->dev_private = (void *)dev_priv;
|
|
|
|
|
radeon_do_cleanup_cp(dev);
|
2002-07-05 02:31:11 -06:00
|
|
|
return DRM_ERR(ENOMEM);
|
2001-04-05 16:16:12 -06:00
|
|
|
}
|
|
|
|
|
|
2003-08-18 17:46:19 -06:00
|
|
|
/* Turn on PCI GART */
|
|
|
|
|
radeon_set_pcigart( dev_priv, 1 );
|
2001-04-05 16:16:12 -06:00
|
|
|
}
|
|
|
|
|
|
2001-01-05 15:57:55 -07:00
|
|
|
radeon_cp_load_microcode( dev_priv );
|
2001-08-07 12:15:10 -06:00
|
|
|
radeon_cp_init_ring_buffer( dev, dev_priv );
|
2001-01-05 15:57:55 -07:00
|
|
|
|
|
|
|
|
dev_priv->last_buf = 0;
|
|
|
|
|
|
2001-08-07 12:15:10 -06:00
|
|
|
dev->dev_private = (void *)dev_priv;
|
|
|
|
|
|
|
|
|
|
radeon_do_engine_reset( dev );
|
|
|
|
|
|
2001-01-05 15:57:55 -07:00
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2001-04-05 16:16:12 -06:00
|
|
|
int radeon_do_cleanup_cp( drm_device_t *dev )
|
2001-01-05 15:57:55 -07:00
|
|
|
{
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_DEBUG( "\n" );
|
2001-04-05 16:16:12 -06:00
|
|
|
|
2003-10-16 23:13:48 -06:00
|
|
|
#if __HAVE_IRQ
|
2003-04-26 16:28:56 -06:00
|
|
|
/* Make sure interrupts are disabled here because the uninstall ioctl
|
|
|
|
|
* may not have been called from userspace and after dev_private
|
|
|
|
|
* is freed, it's too late.
|
|
|
|
|
*/
|
|
|
|
|
if ( dev->irq ) DRM(irq_uninstall)(dev);
|
|
|
|
|
#endif
|
|
|
|
|
|
2001-01-05 15:57:55 -07:00
|
|
|
if ( dev->dev_private ) {
|
|
|
|
|
drm_radeon_private_t *dev_priv = dev->dev_private;
|
|
|
|
|
|
2003-05-16 17:41:27 -06:00
|
|
|
#if __REALLY_HAVE_AGP
|
2001-03-19 10:45:52 -07:00
|
|
|
if ( !dev_priv->is_pci ) {
|
2003-04-21 10:07:17 -06:00
|
|
|
if ( dev_priv->cp_ring != NULL )
|
2003-05-16 17:41:27 -06:00
|
|
|
DRM_IOREMAPFREE( dev_priv->cp_ring, dev );
|
2003-04-21 10:07:17 -06:00
|
|
|
if ( dev_priv->ring_rptr != NULL )
|
2003-05-16 17:41:27 -06:00
|
|
|
DRM_IOREMAPFREE( dev_priv->ring_rptr, dev );
|
2003-04-21 10:07:17 -06:00
|
|
|
if ( dev_priv->buffers != NULL )
|
2003-05-16 17:41:27 -06:00
|
|
|
DRM_IOREMAPFREE( dev_priv->buffers, dev );
|
|
|
|
|
} else
|
|
|
|
|
#endif
|
|
|
|
|
{
|
2001-08-10 10:29:21 -06:00
|
|
|
if (!DRM(ati_pcigart_cleanup)( dev,
|
|
|
|
|
dev_priv->phys_pci_gart,
|
|
|
|
|
dev_priv->bus_pci_gart ))
|
|
|
|
|
DRM_ERROR( "failed to cleanup PCI GART!\n" );
|
2001-03-19 10:45:52 -07:00
|
|
|
}
|
2001-01-05 15:57:55 -07:00
|
|
|
|
2001-04-05 16:16:12 -06:00
|
|
|
DRM(free)( dev->dev_private, sizeof(drm_radeon_private_t),
|
|
|
|
|
DRM_MEM_DRIVER );
|
2001-01-05 15:57:55 -07:00
|
|
|
dev->dev_private = NULL;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2003-05-20 16:43:39 -06:00
|
|
|
/* This code will reinit the Radeon CP hardware after a resume from disc.
|
|
|
|
|
* AFAIK, it would be very difficult to pickle the state at suspend time, so
|
|
|
|
|
* here we make sure that all Radeon hardware initialisation is re-done without
|
2003-08-18 17:46:19 -06:00
|
|
|
* affecting running applications.
|
2003-05-20 16:43:39 -06:00
|
|
|
*
|
|
|
|
|
* Charl P. Botha <http://cpbotha.net>
|
|
|
|
|
*/
|
2003-08-18 17:46:19 -06:00
|
|
|
static int radeon_do_resume_cp( drm_device_t *dev )
|
2003-05-20 16:43:39 -06:00
|
|
|
{
|
2003-08-18 17:46:19 -06:00
|
|
|
drm_radeon_private_t *dev_priv = dev->dev_private;
|
2003-05-20 16:43:39 -06:00
|
|
|
|
2003-08-18 17:46:19 -06:00
|
|
|
if ( !dev_priv ) {
|
|
|
|
|
DRM_ERROR( "Called with no initialization\n" );
|
|
|
|
|
return DRM_ERR( EINVAL );
|
2003-05-20 16:43:39 -06:00
|
|
|
}
|
|
|
|
|
|
2003-08-18 17:46:19 -06:00
|
|
|
DRM_DEBUG("Starting radeon_do_resume_cp()\n");
|
2003-05-20 16:43:39 -06:00
|
|
|
|
|
|
|
|
#if __REALLY_HAVE_AGP
|
|
|
|
|
if ( !dev_priv->is_pci ) {
|
2003-08-18 17:46:19 -06:00
|
|
|
/* Turn off PCI GART */
|
|
|
|
|
radeon_set_pcigart( dev_priv, 0 );
|
2003-05-20 16:43:39 -06:00
|
|
|
} else
|
|
|
|
|
#endif
|
|
|
|
|
{
|
2003-08-18 17:46:19 -06:00
|
|
|
/* Turn on PCI GART */
|
|
|
|
|
radeon_set_pcigart( dev_priv, 1 );
|
2003-05-20 16:43:39 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
radeon_cp_load_microcode( dev_priv );
|
|
|
|
|
radeon_cp_init_ring_buffer( dev, dev_priv );
|
|
|
|
|
|
|
|
|
|
radeon_do_engine_reset( dev );
|
|
|
|
|
|
2003-08-18 17:46:19 -06:00
|
|
|
DRM_DEBUG("radeon_do_resume_cp() complete\n");
|
|
|
|
|
|
2003-05-20 16:43:39 -06:00
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
2002-07-05 02:31:11 -06:00
|
|
|
int radeon_cp_init( DRM_IOCTL_ARGS )
|
2001-01-05 15:57:55 -07:00
|
|
|
{
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_DEVICE;
|
2001-01-05 15:57:55 -07:00
|
|
|
drm_radeon_init_t init;
|
|
|
|
|
|
2003-04-26 16:28:56 -06:00
|
|
|
LOCK_TEST_WITH_RETURN( dev, filp );
|
|
|
|
|
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_COPY_FROM_USER_IOCTL( init, (drm_radeon_init_t *)data, sizeof(init) );
|
2001-01-05 15:57:55 -07:00
|
|
|
|
|
|
|
|
switch ( init.func ) {
|
|
|
|
|
case RADEON_INIT_CP:
|
2002-08-26 16:16:18 -06:00
|
|
|
case RADEON_INIT_R200_CP:
|
2001-01-05 15:57:55 -07:00
|
|
|
return radeon_do_init_cp( dev, &init );
|
|
|
|
|
case RADEON_CLEANUP_CP:
|
|
|
|
|
return radeon_do_cleanup_cp( dev );
|
|
|
|
|
}
|
|
|
|
|
|
2002-07-05 02:31:11 -06:00
|
|
|
return DRM_ERR(EINVAL);
|
2001-01-05 15:57:55 -07:00
|
|
|
}
|
|
|
|
|
|
2002-07-05 02:31:11 -06:00
|
|
|
int radeon_cp_start( DRM_IOCTL_ARGS )
|
2001-01-05 15:57:55 -07:00
|
|
|
{
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_DEVICE;
|
2001-01-05 15:57:55 -07:00
|
|
|
drm_radeon_private_t *dev_priv = dev->dev_private;
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_DEBUG( "\n" );
|
2001-01-05 15:57:55 -07:00
|
|
|
|
2003-03-28 07:27:37 -07:00
|
|
|
LOCK_TEST_WITH_RETURN( dev, filp );
|
2001-04-05 16:16:12 -06:00
|
|
|
|
2001-01-05 15:57:55 -07:00
|
|
|
if ( dev_priv->cp_running ) {
|
2002-08-29 01:34:49 -06:00
|
|
|
DRM_DEBUG( "%s while CP running\n", __FUNCTION__ );
|
2001-01-05 15:57:55 -07:00
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
if ( dev_priv->cp_mode == RADEON_CSQ_PRIDIS_INDDIS ) {
|
|
|
|
|
DRM_DEBUG( "%s called with bogus CP mode (%d)\n",
|
2002-08-29 01:34:49 -06:00
|
|
|
__FUNCTION__, dev_priv->cp_mode );
|
2001-01-05 15:57:55 -07:00
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
radeon_do_cp_start( dev_priv );
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Stop the CP. The engine must have been idled before calling this
|
|
|
|
|
* routine.
|
|
|
|
|
*/
|
2002-07-05 02:31:11 -06:00
|
|
|
int radeon_cp_stop( DRM_IOCTL_ARGS )
|
2001-01-05 15:57:55 -07:00
|
|
|
{
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_DEVICE;
|
2001-01-05 15:57:55 -07:00
|
|
|
drm_radeon_private_t *dev_priv = dev->dev_private;
|
|
|
|
|
drm_radeon_cp_stop_t stop;
|
|
|
|
|
int ret;
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_DEBUG( "\n" );
|
2001-01-05 15:57:55 -07:00
|
|
|
|
2003-03-28 07:27:37 -07:00
|
|
|
LOCK_TEST_WITH_RETURN( dev, filp );
|
2001-01-05 15:57:55 -07:00
|
|
|
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_COPY_FROM_USER_IOCTL( stop, (drm_radeon_cp_stop_t *)data, sizeof(stop) );
|
2001-01-05 15:57:55 -07:00
|
|
|
|
2003-03-28 07:27:37 -07:00
|
|
|
if (!dev_priv->cp_running)
|
|
|
|
|
return 0;
|
|
|
|
|
|
2001-01-05 15:57:55 -07:00
|
|
|
/* Flush any pending CP commands. This ensures any outstanding
|
|
|
|
|
* commands are exectuted by the engine before we turn it off.
|
|
|
|
|
*/
|
|
|
|
|
if ( stop.flush ) {
|
|
|
|
|
radeon_do_cp_flush( dev_priv );
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* If we fail to make the engine go idle, we return an error
|
|
|
|
|
* code so that the DRM ioctl wrapper can try again.
|
|
|
|
|
*/
|
|
|
|
|
if ( stop.idle ) {
|
|
|
|
|
ret = radeon_do_cp_idle( dev_priv );
|
2002-07-05 02:31:11 -06:00
|
|
|
if ( ret ) return ret;
|
2001-01-05 15:57:55 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Finally, we can turn off the CP. If the engine isn't idle,
|
|
|
|
|
* we will get some dropped triangles as they won't be fully
|
|
|
|
|
* rendered before the CP is shut down.
|
|
|
|
|
*/
|
|
|
|
|
radeon_do_cp_stop( dev_priv );
|
|
|
|
|
|
|
|
|
|
/* Reset the engine */
|
|
|
|
|
radeon_do_engine_reset( dev );
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2003-03-28 07:27:37 -07:00
|
|
|
|
|
|
|
|
void radeon_do_release( drm_device_t *dev )
|
|
|
|
|
{
|
|
|
|
|
drm_radeon_private_t *dev_priv = dev->dev_private;
|
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
|
|
if (dev_priv) {
|
|
|
|
|
if (dev_priv->cp_running) {
|
|
|
|
|
/* Stop the cp */
|
|
|
|
|
while ((ret = radeon_do_cp_idle( dev_priv )) != 0) {
|
|
|
|
|
DRM_DEBUG("radeon_do_cp_idle %d\n", ret);
|
|
|
|
|
#ifdef __linux__
|
|
|
|
|
schedule();
|
|
|
|
|
#else
|
|
|
|
|
tsleep(&ret, PZERO, "rdnrel", 1);
|
|
|
|
|
#endif
|
|
|
|
|
}
|
|
|
|
|
radeon_do_cp_stop( dev_priv );
|
|
|
|
|
radeon_do_engine_reset( dev );
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Disable *all* interrupts */
|
|
|
|
|
RADEON_WRITE( RADEON_GEN_INT_CNTL, 0 );
|
|
|
|
|
|
|
|
|
|
/* Free memory heap structures */
|
2003-08-26 09:44:01 -06:00
|
|
|
radeon_mem_takedown( &(dev_priv->gart_heap) );
|
2003-03-28 07:27:37 -07:00
|
|
|
radeon_mem_takedown( &(dev_priv->fb_heap) );
|
|
|
|
|
|
|
|
|
|
/* deallocate kernel resources */
|
|
|
|
|
radeon_do_cleanup_cp( dev );
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
2001-01-05 15:57:55 -07:00
|
|
|
/* Just reset the CP ring. Called as part of an X Server engine reset.
|
|
|
|
|
*/
|
2002-07-05 02:31:11 -06:00
|
|
|
int radeon_cp_reset( DRM_IOCTL_ARGS )
|
2001-01-05 15:57:55 -07:00
|
|
|
{
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_DEVICE;
|
2001-01-05 15:57:55 -07:00
|
|
|
drm_radeon_private_t *dev_priv = dev->dev_private;
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_DEBUG( "\n" );
|
2001-01-05 15:57:55 -07:00
|
|
|
|
2003-03-28 07:27:37 -07:00
|
|
|
LOCK_TEST_WITH_RETURN( dev, filp );
|
2001-04-05 16:16:12 -06:00
|
|
|
|
2001-01-05 15:57:55 -07:00
|
|
|
if ( !dev_priv ) {
|
2002-08-29 01:34:49 -06:00
|
|
|
DRM_DEBUG( "%s called before init done\n", __FUNCTION__ );
|
2002-07-05 02:31:11 -06:00
|
|
|
return DRM_ERR(EINVAL);
|
2001-01-05 15:57:55 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
radeon_do_cp_reset( dev_priv );
|
|
|
|
|
|
|
|
|
|
/* The CP is no longer running after an engine reset */
|
|
|
|
|
dev_priv->cp_running = 0;
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2002-07-05 02:31:11 -06:00
|
|
|
int radeon_cp_idle( DRM_IOCTL_ARGS )
|
2001-01-05 15:57:55 -07:00
|
|
|
{
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_DEVICE;
|
2001-01-05 15:57:55 -07:00
|
|
|
drm_radeon_private_t *dev_priv = dev->dev_private;
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_DEBUG( "\n" );
|
2001-01-05 15:57:55 -07:00
|
|
|
|
2003-03-28 07:27:37 -07:00
|
|
|
LOCK_TEST_WITH_RETURN( dev, filp );
|
2003-03-24 17:29:14 -07:00
|
|
|
|
2001-01-05 15:57:55 -07:00
|
|
|
return radeon_do_cp_idle( dev_priv );
|
|
|
|
|
}
|
|
|
|
|
|
2003-05-20 16:43:39 -06:00
|
|
|
/* Added by Charl P. Botha to call radeon_do_resume_cp().
|
|
|
|
|
*/
|
|
|
|
|
int radeon_cp_resume( DRM_IOCTL_ARGS )
|
|
|
|
|
{
|
|
|
|
|
DRM_DEVICE;
|
|
|
|
|
|
|
|
|
|
return radeon_do_resume_cp(dev);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
2002-07-05 02:31:11 -06:00
|
|
|
int radeon_engine_reset( DRM_IOCTL_ARGS )
|
2001-01-05 15:57:55 -07:00
|
|
|
{
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_DEVICE;
|
|
|
|
|
DRM_DEBUG( "\n" );
|
2001-01-05 15:57:55 -07:00
|
|
|
|
2003-03-28 07:27:37 -07:00
|
|
|
LOCK_TEST_WITH_RETURN( dev, filp );
|
2001-01-05 15:57:55 -07:00
|
|
|
|
|
|
|
|
return radeon_do_engine_reset( dev );
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* ================================================================
|
|
|
|
|
* Fullscreen mode
|
|
|
|
|
*/
|
|
|
|
|
|
2002-06-12 09:50:28 -06:00
|
|
|
/* KW: Deprecated to say the least:
|
|
|
|
|
*/
|
2002-07-05 02:31:11 -06:00
|
|
|
int radeon_fullscreen( DRM_IOCTL_ARGS )
|
2001-01-05 15:57:55 -07:00
|
|
|
{
|
2002-06-12 09:50:28 -06:00
|
|
|
return 0;
|
2001-01-05 15:57:55 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* ================================================================
|
|
|
|
|
* Freelist management
|
|
|
|
|
*/
|
|
|
|
|
|
2002-06-12 09:50:28 -06:00
|
|
|
/* Original comment: FIXME: ROTATE_BUFS is a hack to cycle through
|
|
|
|
|
* bufs until freelist code is used. Note this hides a problem with
|
|
|
|
|
* the scratch register * (used to keep track of last buffer
|
|
|
|
|
* completed) being written to before * the last buffer has actually
|
|
|
|
|
* completed rendering.
|
|
|
|
|
*
|
|
|
|
|
* KW: It's also a good way to find free buffers quickly.
|
2002-08-26 16:16:18 -06:00
|
|
|
*
|
|
|
|
|
* KW: Ideally this loop wouldn't exist, and freelist_get wouldn't
|
|
|
|
|
* sleep. However, bugs in older versions of radeon_accel.c mean that
|
|
|
|
|
* we essentially have to do this, else old clients will break.
|
|
|
|
|
*
|
|
|
|
|
* However, it does leave open a potential deadlock where all the
|
|
|
|
|
* buffers are held by other clients, which can't release them because
|
|
|
|
|
* they can't get the lock.
|
2002-06-12 09:50:28 -06:00
|
|
|
*/
|
2001-01-05 15:57:55 -07:00
|
|
|
|
|
|
|
|
drm_buf_t *radeon_freelist_get( drm_device_t *dev )
|
|
|
|
|
{
|
|
|
|
|
drm_device_dma_t *dma = dev->dma;
|
|
|
|
|
drm_radeon_private_t *dev_priv = dev->dev_private;
|
|
|
|
|
drm_radeon_buf_priv_t *buf_priv;
|
|
|
|
|
drm_buf_t *buf;
|
|
|
|
|
int i, t;
|
|
|
|
|
int start;
|
|
|
|
|
|
|
|
|
|
if ( ++dev_priv->last_buf >= dma->buf_count )
|
|
|
|
|
dev_priv->last_buf = 0;
|
2002-06-12 09:50:28 -06:00
|
|
|
|
2001-01-05 15:57:55 -07:00
|
|
|
start = dev_priv->last_buf;
|
2002-06-12 09:50:28 -06:00
|
|
|
|
2001-01-05 15:57:55 -07:00
|
|
|
for ( t = 0 ; t < dev_priv->usec_timeout ; t++ ) {
|
2002-08-11 09:56:44 -06:00
|
|
|
u32 done_age = GET_SCRATCH( 1 );
|
2002-07-11 14:31:12 -06:00
|
|
|
DRM_DEBUG("done_age = %d\n",done_age);
|
2001-01-05 15:57:55 -07:00
|
|
|
for ( i = start ; i < dma->buf_count ; i++ ) {
|
|
|
|
|
buf = dma->buflist[i];
|
|
|
|
|
buf_priv = buf->dev_private;
|
2003-03-28 07:27:37 -07:00
|
|
|
if ( buf->filp == 0 || (buf->pending &&
|
2002-06-12 09:50:28 -06:00
|
|
|
buf_priv->age <= done_age) ) {
|
2002-08-26 16:16:18 -06:00
|
|
|
dev_priv->stats.requested_bufs++;
|
2001-01-05 15:57:55 -07:00
|
|
|
buf->pending = 0;
|
|
|
|
|
return buf;
|
|
|
|
|
}
|
|
|
|
|
start = 0;
|
|
|
|
|
}
|
2002-08-26 16:16:18 -06:00
|
|
|
|
|
|
|
|
if (t) {
|
|
|
|
|
DRM_UDELAY( 1 );
|
|
|
|
|
dev_priv->stats.freelist_loops++;
|
|
|
|
|
}
|
2001-01-05 15:57:55 -07:00
|
|
|
}
|
|
|
|
|
|
2002-11-25 02:34:47 -07:00
|
|
|
DRM_DEBUG( "returning NULL!\n" );
|
2001-01-05 15:57:55 -07:00
|
|
|
return NULL;
|
|
|
|
|
}
|
2002-08-26 16:16:18 -06:00
|
|
|
#if 0
|
|
|
|
|
drm_buf_t *radeon_freelist_get( drm_device_t *dev )
|
|
|
|
|
{
|
|
|
|
|
drm_device_dma_t *dma = dev->dma;
|
|
|
|
|
drm_radeon_private_t *dev_priv = dev->dev_private;
|
|
|
|
|
drm_radeon_buf_priv_t *buf_priv;
|
|
|
|
|
drm_buf_t *buf;
|
|
|
|
|
int i, t;
|
|
|
|
|
int start;
|
2003-03-28 07:27:37 -07:00
|
|
|
u32 done_age = DRM_READ32(dev_priv->ring_rptr, RADEON_SCRATCHOFF(1));
|
2002-08-26 16:16:18 -06:00
|
|
|
|
|
|
|
|
if ( ++dev_priv->last_buf >= dma->buf_count )
|
|
|
|
|
dev_priv->last_buf = 0;
|
|
|
|
|
|
|
|
|
|
start = dev_priv->last_buf;
|
|
|
|
|
dev_priv->stats.freelist_loops++;
|
|
|
|
|
|
|
|
|
|
for ( t = 0 ; t < 2 ; t++ ) {
|
|
|
|
|
for ( i = start ; i < dma->buf_count ; i++ ) {
|
|
|
|
|
buf = dma->buflist[i];
|
|
|
|
|
buf_priv = buf->dev_private;
|
2003-03-28 07:27:37 -07:00
|
|
|
if ( buf->filp == 0 || (buf->pending &&
|
2002-08-26 16:16:18 -06:00
|
|
|
buf_priv->age <= done_age) ) {
|
|
|
|
|
dev_priv->stats.requested_bufs++;
|
|
|
|
|
buf->pending = 0;
|
|
|
|
|
return buf;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
start = 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
return NULL;
|
|
|
|
|
}
|
|
|
|
|
#endif
|
2001-01-05 15:57:55 -07:00
|
|
|
|
|
|
|
|
void radeon_freelist_reset( drm_device_t *dev )
|
|
|
|
|
{
|
|
|
|
|
drm_device_dma_t *dma = dev->dma;
|
|
|
|
|
drm_radeon_private_t *dev_priv = dev->dev_private;
|
|
|
|
|
int i;
|
|
|
|
|
|
|
|
|
|
dev_priv->last_buf = 0;
|
|
|
|
|
for ( i = 0 ; i < dma->buf_count ; i++ ) {
|
|
|
|
|
drm_buf_t *buf = dma->buflist[i];
|
|
|
|
|
drm_radeon_buf_priv_t *buf_priv = buf->dev_private;
|
|
|
|
|
buf_priv->age = 0;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* ================================================================
|
|
|
|
|
* CP command submission
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
int radeon_wait_ring( drm_radeon_private_t *dev_priv, int n )
|
|
|
|
|
{
|
|
|
|
|
drm_radeon_ring_buffer_t *ring = &dev_priv->ring;
|
|
|
|
|
int i;
|
2003-04-22 15:45:06 -06:00
|
|
|
u32 last_head = GET_RING_HEAD( dev_priv );
|
2001-01-05 15:57:55 -07:00
|
|
|
|
|
|
|
|
for ( i = 0 ; i < dev_priv->usec_timeout ; i++ ) {
|
2003-04-22 15:45:06 -06:00
|
|
|
u32 head = GET_RING_HEAD( dev_priv );
|
2002-08-26 16:16:18 -06:00
|
|
|
|
|
|
|
|
ring->space = (head - ring->tail) * sizeof(u32);
|
|
|
|
|
if ( ring->space <= 0 )
|
|
|
|
|
ring->space += ring->size;
|
2001-04-05 16:16:12 -06:00
|
|
|
if ( ring->space > n )
|
2001-01-05 15:57:55 -07:00
|
|
|
return 0;
|
2002-08-26 16:16:18 -06:00
|
|
|
|
|
|
|
|
dev_priv->stats.boxes |= RADEON_BOX_WAIT_IDLE;
|
|
|
|
|
|
|
|
|
|
if (head != last_head)
|
|
|
|
|
i = 0;
|
|
|
|
|
last_head = head;
|
|
|
|
|
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_UDELAY( 1 );
|
2001-01-05 15:57:55 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* FIXME: This return value is ignored in the BEGIN_RING macro! */
|
2001-04-05 16:16:12 -06:00
|
|
|
#if RADEON_FIFO_DEBUG
|
|
|
|
|
radeon_status( dev_priv );
|
2001-01-05 15:57:55 -07:00
|
|
|
DRM_ERROR( "failed!\n" );
|
2001-04-05 16:16:12 -06:00
|
|
|
#endif
|
2002-07-05 02:31:11 -06:00
|
|
|
return DRM_ERR(EBUSY);
|
2001-01-05 15:57:55 -07:00
|
|
|
}
|
|
|
|
|
|
2003-03-28 07:27:37 -07:00
|
|
|
static int radeon_cp_get_buffers( DRMFILE filp, drm_device_t *dev, drm_dma_t *d )
|
2001-01-05 15:57:55 -07:00
|
|
|
{
|
|
|
|
|
int i;
|
|
|
|
|
drm_buf_t *buf;
|
|
|
|
|
|
|
|
|
|
for ( i = d->granted_count ; i < d->request_count ; i++ ) {
|
|
|
|
|
buf = radeon_freelist_get( dev );
|
2002-08-26 16:16:18 -06:00
|
|
|
if ( !buf ) return DRM_ERR(EBUSY); /* NOTE: broken client */
|
2001-01-05 15:57:55 -07:00
|
|
|
|
2003-03-28 07:27:37 -07:00
|
|
|
buf->filp = filp;
|
2001-01-05 15:57:55 -07:00
|
|
|
|
2002-07-05 02:31:11 -06:00
|
|
|
if ( DRM_COPY_TO_USER( &d->request_indices[i], &buf->idx,
|
2001-01-05 15:57:55 -07:00
|
|
|
sizeof(buf->idx) ) )
|
2002-07-05 02:31:11 -06:00
|
|
|
return DRM_ERR(EFAULT);
|
|
|
|
|
if ( DRM_COPY_TO_USER( &d->request_sizes[i], &buf->total,
|
2001-01-05 15:57:55 -07:00
|
|
|
sizeof(buf->total) ) )
|
2002-07-05 02:31:11 -06:00
|
|
|
return DRM_ERR(EFAULT);
|
2001-01-05 15:57:55 -07:00
|
|
|
|
|
|
|
|
d->granted_count++;
|
|
|
|
|
}
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2002-07-05 02:31:11 -06:00
|
|
|
int radeon_cp_buffers( DRM_IOCTL_ARGS )
|
2001-01-05 15:57:55 -07:00
|
|
|
{
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_DEVICE;
|
2001-01-05 15:57:55 -07:00
|
|
|
drm_device_dma_t *dma = dev->dma;
|
|
|
|
|
int ret = 0;
|
|
|
|
|
drm_dma_t d;
|
|
|
|
|
|
2003-03-28 07:27:37 -07:00
|
|
|
LOCK_TEST_WITH_RETURN( dev, filp );
|
2001-01-05 15:57:55 -07:00
|
|
|
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_COPY_FROM_USER_IOCTL( d, (drm_dma_t *)data, sizeof(d) );
|
2001-03-19 10:45:52 -07:00
|
|
|
|
2001-01-05 15:57:55 -07:00
|
|
|
/* Please don't send us buffers.
|
|
|
|
|
*/
|
|
|
|
|
if ( d.send_count != 0 ) {
|
|
|
|
|
DRM_ERROR( "Process %d trying to send %d buffers via drmDMA\n",
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_CURRENTPID, d.send_count );
|
|
|
|
|
return DRM_ERR(EINVAL);
|
2001-01-05 15:57:55 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* We'll send you buffers.
|
|
|
|
|
*/
|
|
|
|
|
if ( d.request_count < 0 || d.request_count > dma->buf_count ) {
|
|
|
|
|
DRM_ERROR( "Process %d trying to get %d buffers (of %d max)\n",
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_CURRENTPID, d.request_count, dma->buf_count );
|
|
|
|
|
return DRM_ERR(EINVAL);
|
2001-01-05 15:57:55 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
d.granted_count = 0;
|
|
|
|
|
|
|
|
|
|
if ( d.request_count ) {
|
2003-03-28 07:27:37 -07:00
|
|
|
ret = radeon_cp_get_buffers( filp, dev, &d );
|
2001-01-05 15:57:55 -07:00
|
|
|
}
|
|
|
|
|
|
2002-07-05 02:31:11 -06:00
|
|
|
DRM_COPY_TO_USER_IOCTL( (drm_dma_t *)data, d, sizeof(d) );
|
2001-01-05 15:57:55 -07:00
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
|
}
|
