2008-06-03 11:20:49 -06:00
|
|
|
/*
|
2012-03-09 17:08:23 -07:00
|
|
|
* Copyright © 2008-2012 Intel Corporation
|
2008-06-03 11:20:49 -06:00
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
|
|
* to deal in the Software without restriction, including without limitation
|
|
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice (including the next
|
|
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
|
|
* Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
|
|
|
|
* IN THE SOFTWARE.
|
|
|
|
*
|
|
|
|
* Authors:
|
|
|
|
* Eric Anholt <eric@anholt.net>
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @file intel_bufmgr.h
|
|
|
|
*
|
|
|
|
* Public definitions of Intel-specific bufmgr functions.
|
|
|
|
*/
|
|
|
|
|
2008-09-05 03:35:32 -06:00
|
|
|
#ifndef INTEL_BUFMGR_H
|
|
|
|
#define INTEL_BUFMGR_H
|
2008-06-03 11:20:49 -06:00
|
|
|
|
2012-01-03 14:05:57 -07:00
|
|
|
#include <stdio.h>
|
2008-09-05 03:35:32 -06:00
|
|
|
#include <stdint.h>
|
2011-10-11 16:59:03 -06:00
|
|
|
#include <stdio.h>
|
2008-06-03 11:20:49 -06:00
|
|
|
|
2010-11-25 09:59:20 -07:00
|
|
|
struct drm_clip_rect;
|
|
|
|
|
2008-10-30 10:33:07 -06:00
|
|
|
typedef struct _drm_intel_bufmgr drm_intel_bufmgr;
|
2012-01-13 12:31:31 -07:00
|
|
|
typedef struct _drm_intel_context drm_intel_context;
|
2008-10-30 10:33:07 -06:00
|
|
|
typedef struct _drm_intel_bo drm_intel_bo;
|
2008-09-05 03:35:32 -06:00
|
|
|
|
2008-10-30 10:33:07 -06:00
|
|
|
struct _drm_intel_bo {
|
2009-10-06 13:40:42 -06:00
|
|
|
/**
|
|
|
|
* Size in bytes of the buffer object.
|
|
|
|
*
|
|
|
|
* The size may be larger than the size originally requested for the
|
|
|
|
* allocation, such as being aligned to page size.
|
|
|
|
*/
|
|
|
|
unsigned long size;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Alignment requirement for object
|
|
|
|
*
|
|
|
|
* Used for GTT mapping & pinning the object.
|
|
|
|
*/
|
|
|
|
unsigned long align;
|
|
|
|
|
|
|
|
/**
|
intel: Create a new drm_intel_bo offset64 field.
The existing 'offset' field is unfortunately typed as 'unsigned long',
which is unfortunately only 4 bytes with a 32-bit userspace.
Traditionally, the hardware has only supported 32-bit virtual addresses,
so even though the kernel uses a __u64, the value would always fit.
However, Broadwell supports 48-bit addressing. So with a 64-bit kernel,
the card virtual address may be too large to fit in the 'offset' field.
Ideally, we would change the type of 'offset' to be a uint64_t---but
this would break the libdrm ABI. Instead, we create a new 'offset64'
field to hold the full 64-bit value from the kernel, and store the
32-bit truncation in the existing 'offset' field, for compatibility.
Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Reviewed-by: Eric Anholt <eric@anholt.net>
Reviewed-by: Ben Widawsky <ben@bwidawsk.net>
Reviewed-by: Ian Romanick <ian.d.romanick@intel.com>
2014-01-13 15:14:36 -07:00
|
|
|
* Deprecated field containing (possibly the low 32-bits of) the last
|
|
|
|
* seen virtual card address. Use offset64 instead.
|
2009-10-06 13:40:42 -06:00
|
|
|
*/
|
|
|
|
unsigned long offset;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Virtual address for accessing the buffer data. Only valid while
|
|
|
|
* mapped.
|
|
|
|
*/
|
2010-08-26 16:39:28 -06:00
|
|
|
#ifdef __cplusplus
|
|
|
|
void *virt;
|
|
|
|
#else
|
2009-10-06 13:40:42 -06:00
|
|
|
void *virtual;
|
2010-08-26 16:39:28 -06:00
|
|
|
#endif
|
2009-10-06 13:40:42 -06:00
|
|
|
|
|
|
|
/** Buffer manager context associated with this buffer object */
|
|
|
|
drm_intel_bufmgr *bufmgr;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* MM-specific handle for accessing object
|
|
|
|
*/
|
|
|
|
int handle;
|
intel: Create a new drm_intel_bo offset64 field.
The existing 'offset' field is unfortunately typed as 'unsigned long',
which is unfortunately only 4 bytes with a 32-bit userspace.
Traditionally, the hardware has only supported 32-bit virtual addresses,
so even though the kernel uses a __u64, the value would always fit.
However, Broadwell supports 48-bit addressing. So with a 64-bit kernel,
the card virtual address may be too large to fit in the 'offset' field.
Ideally, we would change the type of 'offset' to be a uint64_t---but
this would break the libdrm ABI. Instead, we create a new 'offset64'
field to hold the full 64-bit value from the kernel, and store the
32-bit truncation in the existing 'offset' field, for compatibility.
Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Reviewed-by: Eric Anholt <eric@anholt.net>
Reviewed-by: Ben Widawsky <ben@bwidawsk.net>
Reviewed-by: Ian Romanick <ian.d.romanick@intel.com>
2014-01-13 15:14:36 -07:00
|
|
|
|
|
|
|
/**
|
|
|
|
* Last seen card virtual address (offset from the beginning of the
|
|
|
|
* aperture) for the object. This should be used to fill relocation
|
|
|
|
* entries when calling drm_intel_bo_emit_reloc()
|
|
|
|
*/
|
|
|
|
uint64_t offset64;
|
2008-06-03 11:20:49 -06:00
|
|
|
};
|
|
|
|
|
2011-10-11 16:59:03 -06:00
|
|
|
enum aub_dump_bmp_format {
|
|
|
|
AUB_DUMP_BMP_FORMAT_8BIT = 1,
|
|
|
|
AUB_DUMP_BMP_FORMAT_ARGB_4444 = 4,
|
|
|
|
AUB_DUMP_BMP_FORMAT_ARGB_0888 = 6,
|
|
|
|
AUB_DUMP_BMP_FORMAT_ARGB_8888 = 7,
|
|
|
|
};
|
|
|
|
|
2012-05-04 13:41:00 -06:00
|
|
|
typedef struct _drm_intel_aub_annotation {
|
|
|
|
uint32_t type;
|
|
|
|
uint32_t subtype;
|
|
|
|
uint32_t ending_offset;
|
|
|
|
} drm_intel_aub_annotation;
|
|
|
|
|
2009-10-06 15:34:06 -06:00
|
|
|
#define BO_ALLOC_FOR_RENDER (1<<0)
|
|
|
|
|
2008-10-30 10:33:07 -06:00
|
|
|
drm_intel_bo *drm_intel_bo_alloc(drm_intel_bufmgr *bufmgr, const char *name,
|
|
|
|
unsigned long size, unsigned int alignment);
|
2009-02-18 14:06:35 -07:00
|
|
|
drm_intel_bo *drm_intel_bo_alloc_for_render(drm_intel_bufmgr *bufmgr,
|
|
|
|
const char *name,
|
|
|
|
unsigned long size,
|
|
|
|
unsigned int alignment);
|
2014-06-19 08:52:03 -06:00
|
|
|
drm_intel_bo *drm_intel_bo_alloc_userptr(drm_intel_bufmgr *bufmgr,
|
|
|
|
const char *name,
|
|
|
|
void *addr, uint32_t tiling_mode,
|
|
|
|
uint32_t stride, unsigned long size,
|
|
|
|
unsigned long flags);
|
2009-10-06 15:34:06 -06:00
|
|
|
drm_intel_bo *drm_intel_bo_alloc_tiled(drm_intel_bufmgr *bufmgr,
|
|
|
|
const char *name,
|
|
|
|
int x, int y, int cpp,
|
|
|
|
uint32_t *tiling_mode,
|
|
|
|
unsigned long *pitch,
|
|
|
|
unsigned long flags);
|
2008-10-30 10:33:07 -06:00
|
|
|
void drm_intel_bo_reference(drm_intel_bo *bo);
|
|
|
|
void drm_intel_bo_unreference(drm_intel_bo *bo);
|
|
|
|
int drm_intel_bo_map(drm_intel_bo *bo, int write_enable);
|
|
|
|
int drm_intel_bo_unmap(drm_intel_bo *bo);
|
|
|
|
|
|
|
|
int drm_intel_bo_subdata(drm_intel_bo *bo, unsigned long offset,
|
2009-10-06 13:40:42 -06:00
|
|
|
unsigned long size, const void *data);
|
2008-10-30 10:33:07 -06:00
|
|
|
int drm_intel_bo_get_subdata(drm_intel_bo *bo, unsigned long offset,
|
2009-10-06 13:40:42 -06:00
|
|
|
unsigned long size, void *data);
|
2008-10-30 10:33:07 -06:00
|
|
|
void drm_intel_bo_wait_rendering(drm_intel_bo *bo);
|
|
|
|
|
|
|
|
void drm_intel_bufmgr_set_debug(drm_intel_bufmgr *bufmgr, int enable_debug);
|
|
|
|
void drm_intel_bufmgr_destroy(drm_intel_bufmgr *bufmgr);
|
|
|
|
int drm_intel_bo_exec(drm_intel_bo *bo, int used,
|
2010-11-25 09:59:20 -07:00
|
|
|
struct drm_clip_rect *cliprects, int num_cliprects, int DR4);
|
2010-06-01 20:07:37 -06:00
|
|
|
int drm_intel_bo_mrb_exec(drm_intel_bo *bo, int used,
|
2010-11-25 09:59:20 -07:00
|
|
|
struct drm_clip_rect *cliprects, int num_cliprects, int DR4,
|
2010-12-19 06:01:15 -07:00
|
|
|
unsigned int flags);
|
2009-10-06 13:40:42 -06:00
|
|
|
int drm_intel_bufmgr_check_aperture_space(drm_intel_bo ** bo_array, int count);
|
2008-10-30 10:33:07 -06:00
|
|
|
|
|
|
|
int drm_intel_bo_emit_reloc(drm_intel_bo *bo, uint32_t offset,
|
|
|
|
drm_intel_bo *target_bo, uint32_t target_offset,
|
|
|
|
uint32_t read_domains, uint32_t write_domain);
|
2009-09-15 12:02:58 -06:00
|
|
|
int drm_intel_bo_emit_reloc_fence(drm_intel_bo *bo, uint32_t offset,
|
|
|
|
drm_intel_bo *target_bo,
|
|
|
|
uint32_t target_offset,
|
|
|
|
uint32_t read_domains, uint32_t write_domain);
|
2008-10-30 10:33:07 -06:00
|
|
|
int drm_intel_bo_pin(drm_intel_bo *bo, uint32_t alignment);
|
|
|
|
int drm_intel_bo_unpin(drm_intel_bo *bo);
|
2009-10-06 13:40:42 -06:00
|
|
|
int drm_intel_bo_set_tiling(drm_intel_bo *bo, uint32_t * tiling_mode,
|
2008-10-30 10:33:07 -06:00
|
|
|
uint32_t stride);
|
2009-10-06 13:40:42 -06:00
|
|
|
int drm_intel_bo_get_tiling(drm_intel_bo *bo, uint32_t * tiling_mode,
|
|
|
|
uint32_t * swizzle_mode);
|
|
|
|
int drm_intel_bo_flink(drm_intel_bo *bo, uint32_t * name);
|
2009-08-27 19:32:07 -06:00
|
|
|
int drm_intel_bo_busy(drm_intel_bo *bo);
|
2009-11-11 06:04:38 -07:00
|
|
|
int drm_intel_bo_madvise(drm_intel_bo *bo, int madv);
|
2008-10-30 10:33:07 -06:00
|
|
|
|
2009-05-11 14:42:12 -06:00
|
|
|
int drm_intel_bo_disable_reuse(drm_intel_bo *bo);
|
2010-05-11 01:54:06 -06:00
|
|
|
int drm_intel_bo_is_reusable(drm_intel_bo *bo);
|
2009-10-01 20:09:26 -06:00
|
|
|
int drm_intel_bo_references(drm_intel_bo *bo, drm_intel_bo *target_bo);
|
2009-05-11 14:42:12 -06:00
|
|
|
|
2008-10-30 10:33:07 -06:00
|
|
|
/* drm_intel_bufmgr_gem.c */
|
|
|
|
drm_intel_bufmgr *drm_intel_bufmgr_gem_init(int fd, int batch_size);
|
|
|
|
drm_intel_bo *drm_intel_bo_gem_create_from_name(drm_intel_bufmgr *bufmgr,
|
|
|
|
const char *name,
|
|
|
|
unsigned int handle);
|
|
|
|
void drm_intel_bufmgr_gem_enable_reuse(drm_intel_bufmgr *bufmgr);
|
2009-09-15 12:02:58 -06:00
|
|
|
void drm_intel_bufmgr_gem_enable_fenced_relocs(drm_intel_bufmgr *bufmgr);
|
2011-12-05 14:29:05 -07:00
|
|
|
void drm_intel_bufmgr_gem_set_vma_cache_size(drm_intel_bufmgr *bufmgr,
|
|
|
|
int limit);
|
2012-02-10 05:12:15 -07:00
|
|
|
int drm_intel_gem_bo_map_unsynchronized(drm_intel_bo *bo);
|
2008-11-13 14:52:04 -07:00
|
|
|
int drm_intel_gem_bo_map_gtt(drm_intel_bo *bo);
|
2009-03-26 17:43:00 -06:00
|
|
|
int drm_intel_gem_bo_unmap_gtt(drm_intel_bo *bo);
|
2012-02-10 05:12:15 -07:00
|
|
|
|
2011-10-21 19:48:20 -06:00
|
|
|
int drm_intel_gem_bo_get_reloc_count(drm_intel_bo *bo);
|
|
|
|
void drm_intel_gem_bo_clear_relocs(drm_intel_bo *bo, int start);
|
2008-11-13 12:44:22 -07:00
|
|
|
void drm_intel_gem_bo_start_gtt_access(drm_intel_bo *bo, int write_enable);
|
2008-10-30 10:33:07 -06:00
|
|
|
|
2013-02-20 05:11:49 -07:00
|
|
|
void
|
|
|
|
drm_intel_bufmgr_gem_set_aub_filename(drm_intel_bufmgr *bufmgr,
|
|
|
|
const char *filename);
|
2011-10-11 16:59:03 -06:00
|
|
|
void drm_intel_bufmgr_gem_set_aub_dump(drm_intel_bufmgr *bufmgr, int enable);
|
|
|
|
void drm_intel_gem_bo_aub_dump_bmp(drm_intel_bo *bo,
|
|
|
|
int x1, int y1, int width, int height,
|
|
|
|
enum aub_dump_bmp_format format,
|
|
|
|
int pitch, int offset);
|
2012-05-04 13:41:00 -06:00
|
|
|
void
|
|
|
|
drm_intel_bufmgr_gem_set_aub_annotations(drm_intel_bo *bo,
|
|
|
|
drm_intel_aub_annotation *annotations,
|
|
|
|
unsigned count);
|
2011-10-11 16:59:03 -06:00
|
|
|
|
2009-04-29 15:43:55 -06:00
|
|
|
int drm_intel_get_pipe_from_crtc_id(drm_intel_bufmgr *bufmgr, int crtc_id);
|
|
|
|
|
2011-06-04 05:47:19 -06:00
|
|
|
int drm_intel_get_aperture_sizes(int fd, size_t *mappable, size_t *total);
|
2011-10-11 15:38:34 -06:00
|
|
|
int drm_intel_bufmgr_gem_get_devid(drm_intel_bufmgr *bufmgr);
|
2012-06-05 12:30:48 -06:00
|
|
|
int drm_intel_gem_bo_wait(drm_intel_bo *bo, int64_t timeout_ns);
|
2011-06-04 05:47:19 -06:00
|
|
|
|
2012-03-18 19:28:28 -06:00
|
|
|
drm_intel_context *drm_intel_gem_context_create(drm_intel_bufmgr *bufmgr);
|
|
|
|
void drm_intel_gem_context_destroy(drm_intel_context *ctx);
|
|
|
|
int drm_intel_gem_bo_context_exec(drm_intel_bo *bo, drm_intel_context *ctx,
|
|
|
|
int used, unsigned int flags);
|
|
|
|
|
2012-07-14 18:22:46 -06:00
|
|
|
int drm_intel_bo_gem_export_to_prime(drm_intel_bo *bo, int *prime_fd);
|
|
|
|
drm_intel_bo *drm_intel_bo_gem_create_from_prime(drm_intel_bufmgr *bufmgr,
|
|
|
|
int prime_fd, int size);
|
|
|
|
|
2008-10-30 10:33:07 -06:00
|
|
|
/* drm_intel_bufmgr_fake.c */
|
|
|
|
drm_intel_bufmgr *drm_intel_bufmgr_fake_init(int fd,
|
|
|
|
unsigned long low_offset,
|
|
|
|
void *low_virtual,
|
|
|
|
unsigned long size,
|
2009-10-06 13:40:42 -06:00
|
|
|
volatile unsigned int
|
|
|
|
*last_dispatch);
|
2008-10-30 10:33:07 -06:00
|
|
|
void drm_intel_bufmgr_fake_set_last_dispatch(drm_intel_bufmgr *bufmgr,
|
2009-10-06 13:40:42 -06:00
|
|
|
volatile unsigned int
|
|
|
|
*last_dispatch);
|
2008-10-30 10:33:07 -06:00
|
|
|
void drm_intel_bufmgr_fake_set_exec_callback(drm_intel_bufmgr *bufmgr,
|
2009-10-06 13:40:42 -06:00
|
|
|
int (*exec) (drm_intel_bo *bo,
|
|
|
|
unsigned int used,
|
|
|
|
void *priv),
|
2008-10-30 10:33:07 -06:00
|
|
|
void *priv);
|
|
|
|
void drm_intel_bufmgr_fake_set_fence_callback(drm_intel_bufmgr *bufmgr,
|
2009-10-06 13:40:42 -06:00
|
|
|
unsigned int (*emit) (void *priv),
|
|
|
|
void (*wait) (unsigned int fence,
|
|
|
|
void *priv),
|
2008-10-30 10:33:07 -06:00
|
|
|
void *priv);
|
|
|
|
drm_intel_bo *drm_intel_bo_fake_alloc_static(drm_intel_bufmgr *bufmgr,
|
|
|
|
const char *name,
|
2009-10-06 13:40:42 -06:00
|
|
|
unsigned long offset,
|
2010-08-26 16:39:28 -06:00
|
|
|
unsigned long size, void *virt);
|
2008-10-30 10:33:07 -06:00
|
|
|
void drm_intel_bo_fake_disable_backing_store(drm_intel_bo *bo,
|
2009-10-06 13:40:42 -06:00
|
|
|
void (*invalidate_cb) (drm_intel_bo
|
|
|
|
* bo,
|
|
|
|
void *ptr),
|
2008-10-30 10:33:07 -06:00
|
|
|
void *ptr);
|
|
|
|
|
|
|
|
void drm_intel_bufmgr_fake_contended_lock_take(drm_intel_bufmgr *bufmgr);
|
|
|
|
void drm_intel_bufmgr_fake_evict_all(drm_intel_bufmgr *bufmgr);
|
|
|
|
|
2011-12-20 14:06:16 -07:00
|
|
|
struct drm_intel_decode *drm_intel_decode_context_alloc(uint32_t devid);
|
|
|
|
void drm_intel_decode_context_free(struct drm_intel_decode *ctx);
|
|
|
|
void drm_intel_decode_set_batch_pointer(struct drm_intel_decode *ctx,
|
|
|
|
void *data, uint32_t hw_offset,
|
|
|
|
int count);
|
|
|
|
void drm_intel_decode_set_dump_past_end(struct drm_intel_decode *ctx,
|
|
|
|
int dump_past_end);
|
|
|
|
void drm_intel_decode_set_head_tail(struct drm_intel_decode *ctx,
|
|
|
|
uint32_t head, uint32_t tail);
|
2012-01-03 14:05:57 -07:00
|
|
|
void drm_intel_decode_set_output_file(struct drm_intel_decode *ctx, FILE *out);
|
2011-12-20 14:06:16 -07:00
|
|
|
void drm_intel_decode(struct drm_intel_decode *ctx);
|
|
|
|
|
2012-08-01 17:43:16 -06:00
|
|
|
int drm_intel_reg_read(drm_intel_bufmgr *bufmgr,
|
|
|
|
uint32_t offset,
|
|
|
|
uint64_t *result);
|
2011-12-20 14:06:16 -07:00
|
|
|
|
2013-11-15 11:24:43 -07:00
|
|
|
int drm_intel_get_reset_stats(drm_intel_context *ctx,
|
|
|
|
uint32_t *reset_count,
|
|
|
|
uint32_t *active,
|
|
|
|
uint32_t *pending);
|
|
|
|
|
2015-03-09 17:13:03 -06:00
|
|
|
int drm_intel_get_subslice_total(int fd, unsigned int *subslice_total);
|
|
|
|
int drm_intel_get_eu_total(int fd, unsigned int *eu_total);
|
|
|
|
|
2008-10-30 10:33:07 -06:00
|
|
|
/** @{ Compatibility defines to keep old code building despite the symbol rename
|
|
|
|
* from dri_* to drm_intel_*
|
|
|
|
*/
|
|
|
|
#define dri_bo drm_intel_bo
|
|
|
|
#define dri_bufmgr drm_intel_bufmgr
|
|
|
|
#define dri_bo_alloc drm_intel_bo_alloc
|
|
|
|
#define dri_bo_reference drm_intel_bo_reference
|
|
|
|
#define dri_bo_unreference drm_intel_bo_unreference
|
|
|
|
#define dri_bo_map drm_intel_bo_map
|
|
|
|
#define dri_bo_unmap drm_intel_bo_unmap
|
|
|
|
#define dri_bo_subdata drm_intel_bo_subdata
|
|
|
|
#define dri_bo_get_subdata drm_intel_bo_get_subdata
|
|
|
|
#define dri_bo_wait_rendering drm_intel_bo_wait_rendering
|
|
|
|
#define dri_bufmgr_set_debug drm_intel_bufmgr_set_debug
|
|
|
|
#define dri_bufmgr_destroy drm_intel_bufmgr_destroy
|
|
|
|
#define dri_bo_exec drm_intel_bo_exec
|
|
|
|
#define dri_bufmgr_check_aperture_space drm_intel_bufmgr_check_aperture_space
|
|
|
|
#define dri_bo_emit_reloc(reloc_bo, read, write, target_offset, \
|
|
|
|
reloc_offset, target_bo) \
|
|
|
|
drm_intel_bo_emit_reloc(reloc_bo, reloc_offset, \
|
2009-10-06 13:40:42 -06:00
|
|
|
target_bo, target_offset, \
|
|
|
|
read, write);
|
2008-10-30 10:33:07 -06:00
|
|
|
#define dri_bo_pin drm_intel_bo_pin
|
|
|
|
#define dri_bo_unpin drm_intel_bo_unpin
|
|
|
|
#define dri_bo_get_tiling drm_intel_bo_get_tiling
|
|
|
|
#define dri_bo_set_tiling(bo, mode) drm_intel_bo_set_tiling(bo, mode, 0)
|
|
|
|
#define dri_bo_flink drm_intel_bo_flink
|
|
|
|
#define intel_bufmgr_gem_init drm_intel_bufmgr_gem_init
|
|
|
|
#define intel_bo_gem_create_from_name drm_intel_bo_gem_create_from_name
|
|
|
|
#define intel_bufmgr_gem_enable_reuse drm_intel_bufmgr_gem_enable_reuse
|
|
|
|
#define intel_bufmgr_fake_init drm_intel_bufmgr_fake_init
|
|
|
|
#define intel_bufmgr_fake_set_last_dispatch drm_intel_bufmgr_fake_set_last_dispatch
|
|
|
|
#define intel_bufmgr_fake_set_exec_callback drm_intel_bufmgr_fake_set_exec_callback
|
|
|
|
#define intel_bufmgr_fake_set_fence_callback drm_intel_bufmgr_fake_set_fence_callback
|
|
|
|
#define intel_bo_fake_alloc_static drm_intel_bo_fake_alloc_static
|
|
|
|
#define intel_bo_fake_disable_backing_store drm_intel_bo_fake_disable_backing_store
|
|
|
|
#define intel_bufmgr_fake_contended_lock_take drm_intel_bufmgr_fake_contended_lock_take
|
|
|
|
#define intel_bufmgr_fake_evict_all drm_intel_bufmgr_fake_evict_all
|
|
|
|
|
|
|
|
/** @{ */
|
2008-08-04 01:34:08 -06:00
|
|
|
|
2008-09-05 03:35:32 -06:00
|
|
|
#endif /* INTEL_BUFMGR_H */
|